PRELIMINARY DATA SHEET

SDA 9488X PIP IV Basic SDA 9588X OCTOPUS Version B31 Cost-effective Picture-In-Picture ICs



Cost effective Picture-In-Picture (PIP) ICs

Version 2.3 CMOS

General Description

SDA 9488X 'PIP IV Basic' and SDA 9588X 'OCTOPUS' belong to a new generation of cost-effective PiP processors that combine high-quality digital PIP signal processing, digital multistandard color decoding and AD/DA conversion on a single chip. Both devices are equipped with CVBS and Y/C input interfaces. In addition the SDA 9588X is also able to process YUV input signals for displaying high-quality video signals e.g. coming from a DVD source.






Figure 0-1 Picture-In-Picture

The integrated digital color decoder is able to decode all analog TV standards (PAL, NTSC and SECAM) and detects the standard automatically. Therefore the IC is suited for world-wide use.

A picture reduction from 1/9 to 1/81 of original size selectable in fine steps is possible. The transfer functions of the decimation filters are optimally matched to the selected picture size reduction and can furthermore be adjusted to the viewer's requirements by a selectable peaking. A maximum of 324 luminance and 2x81 chrominance pixels per line are stored in the memory.

Туре	Package
SDA 9488X	SOIC28-1
SDA 9588X	SOIC28-1

SDA 9588X (B31)

1	Features	5
2	Pin Configuration	7
3	Block Diagram	9
4	System Description	10
4.1	Analog Frontend	
4.1.1	Input Selection	10
4.1.2	AD-Conversion	10
4.1.3	Automatic Gain Control	
4.1.4	Signal Magnitudes	11
4.2	Inset Synchronization	
4.3	Chroma Decoding And Standard Search	
4.4	Comb Filtering	
4.5	Luminance Processing	
4.6	Decimation	
4.6.1	Single PIP Mode	
4.6.2	Horizontal And Vertical Fine Positioning	
4.6.3	Multi Display Mode	
4.7	Display Control	
4.7.1	Mixed Standard Applications And (S)VGA Support	
4.7.2	Display standard	
4.7.3	Picture Positioning	
4.8	Output Signal Processing	
4.8.1	Luminance Peaking	
4.8.2	RGB Matrix	
4.8.3	Framing And Colored Background	
4.8.4	16:9 Inset Picture Support	
4.8.5	Parent Clock Generation	
4.8.6	Select Signal	
4.9	DA-Conversion And RGB / YUV Switch	
4.9.1	Contrast, Brightness and Peak Level Adjustment	
4.9.2	Pedestal Level Adjustment	
4.10	Data Slicer	
4.10.1	Closed Caption	
4.10.2	Widescreen Signalling (WSS)	
4.10.3 4.10.4	Indication Of New Data	
-	Violence Protection	
5	Application Examples	
6	I2C Bus	
6.1	I2C Bus Address	
6.2	I2C-Bus Format	

SDA 9588X (B31)

6.3 6.4	I2C bus Command Table
7	Pin Description78
8	Absolute Maximum Ratings8
9	Recommended Operating Range82
10	Characteristics
11	Diagrams 90
12	Application Circuit

Features

1 Features

- Single chip solution:
 - AD-conversion for CVBS or Y/C or YUV¹⁾, multistandard color decoding, PLL for synchronization of inset channel, decimation filtering, embedded memory, RGBmatrix, DA-conversion, RGB/YUV switch, data-slicer and clock generation integrated on chip
- · Analog inputs:
 - 3x CVBS or 1x CVBS and 1x Y/C or 1xYUV (SDA 9588X) alternatively
 - Clamping of each input
 - All ADCs with 8 bit amplitude resolution
 - Automatic Gain Control (AGC) for Y and CVBS
- Inset Synchronization:
 - Multiple time constants for reliable synchronization
 - Automatic recognition of 625 lines / 525 lines standard
- · Color Decoder:
 - PAL-B/G, PAL-M, PAL-N(Argentina), PAL60, NTSC-M, NTSC4.4 and SECAM
 - Adjustable color saturation
 - Hue control for NTSC
 - Automatic Chroma Control (-24 dB ... +6 dB)
 - Automatic recognition of chroma standards: different search strategies selectable
 - Single crystal for all standards
 - IF-characteristic compensation filter
- Decimation:
 - PIP sizes between 1/81 and 1/9 adjustable with steps of 2 lines and 4 pixel
 - Resolution up to 324 luminance and 2x81 chrominance pixels per inset line
 - Horizontal and vertical filtering dependent on picture size
- Display Features:
 - 7 bit per pixel stored in memory
 - Field and joint-line free frame mode display
 - Display on VGA and SVGA screen (f_H limited to 40kHz)
 - 8 different read frequencies for 16:9 compatibility
 - Line doubling mode for progressive scan applications
 - Freeze picture
 - Coarse positioning at 4 corners of the parent picture
 - Fine positioning at steps of 4 pixels and 2 lines
- · Output signal processing:
 - 7 Bit DAC
 - RGB or YUV switch: insertion of an external source without PIP processing
 - Digital interpolation for anti-imaging

¹⁾ available with SDA 9588X only

SDA 9588X (B31)

Features

- Adjustable transient improvement for luma (peaking)
- Contrast, Brightness and Pedestal Level adjustable
- Analog outputs: Y, +(B-Y), +(R-Y), or Y, -(B-Y), -(R-Y) or RGB
- Three RGB matrices available: NTSC(Japan), NTSC(USA) or EBU
- 64 different background colors and 4096 different frame colors
- Plain or 3D frame with variable width and height
- · Data Slicing:
 - Slicing of closed-caption (CC) or wide-screen-signaling (WSS) data
 - Violence blocking capability (V-chip)
 - Several filter for XDS data extraction
- I²C-Bus control (400 kHz)
- High stability clock generation
- SOIC28-1 package (SMD)
- Full SDA 9489X and SDA 9589X upward compatibility
- SDA 9388X / SDA 9389X pinout compatibility
- 3.3V supply voltage (5V input capable)

SDA 9588X (B31)

Pin Configuration

2 Pin Configuration





Figure 2-1 Pinning



- 1) Does not include plastic or metal protrusion of 0.15 max. per side
- 2) Does not include dambar protrusion of 0.05 max. per side

Figure 2-2 Package Outlines

Pin Configuration

Numb er	Name	Туре	Description				
1	XIN	I	crystal oscillator (input) or external clock input				
2	XQ	0	crystal oscillator (output)				
3	HSP	I/TTL	horizontal sync for parent channel				
4	VSP	I/TTL	vertical sync for parent channel				
5	SDA	I/O	I ² C-bus data				
6	SCL	I	I ² C-bus clock				
7	VDD	S	digital supply voltage				
8	VSS	S	digital ground				
9	I2C	I	I ² C Address				
10	INT	O/TTL	interrupt				
11	IN1	l/ana	V/R input for external YUV/RGB source				
12	IN2	l/ana	Y/G input for external YUV/RGB source				
13	IN3	l/ana	U/B input for external YUV/RGB source				
14	FSW	I	fast switch input for YUV/RGB switch				
15	SEL	0	fast blanking output for PIP				
16	OUT3	O/ana	analog output: chrominance signal +(B-Y) or -(B-Y) or B				
17	OUT2	O/ana	analog output: luminance signal Y or G				
18	OUT1	O/ana	analog output: chrominance signal +(R-Y) or -(R-Y) or R				
19	VDDA2	S	analog supply voltage for DAC				
20	VSSA2	S	analog ground for DAC				
21	VREFH	l/ana	uppper reference voltage for ADC and DAC				
22	VDDA1	S	analog supply voltage for ADC				
23	VSSA1	S	analog ground for ADC				
24	CVBS3	l/ana	CVBS3 or V (SDA 9588X) or C Input				
25	VREFL	I/O	lower reference voltage for ADC				
26	CVBS2	I/ana	CVBS2 or U (SDA 9588X) or Y (of Y/C) Input				
27	VREFM	I/O	mid-level reference voltage for ADC				
28	CVBS1	I/ana	CVBS1 or Y (of YUV, SDA 9588X) Input				
	I= Input / ana=analog / O= Output / TTL=Digital (TTL) / S=Supply voltage						

Table 2-1 Pin Description

Block Diagram

3 Block Diagram




Figure 3-1 Block Diagram

4 System Description

4.1 Analog Frontend

4.1.1 Input Selection

An analog inset CVBS signal can be fed to the inputs CVBS1-3 of SDA 9588X resp. SDA 9488X. Each of these sources is selectable via I²C bus (**CVBSEL**). CVBS2 and CVBS3 can be used as separate Y/C inputs. YUV sources can be connected to CVBS1, CVBS2 and CVBS3 provided YUV operation at the SDA 9588X being enabled (**YUVSEL**). Using an external switch the SDA 9588X can operate in applications with both YUV and CVBS signals.

CVE	SEL	YUVSEL	Input			remark
D1	D0		CVBS1	CVBS2	CVBS3	
0	0	0	CVBS			
0	1	0		CVBS		
1	0	0		Y (VBS)	С	Y/C mode
1	1	0			CVBS	
X	Х	1	Y (VBS)	U (CB)	V (CR)	YUV mode (SDA 9588X only)

Table 4-1 Input selection

4.1.2 AD-Conversion

All signal are clamped and AD-converted with an amplitude resolution of 8bit. CVBS and Y signals are clamped to the sync bottom or backporch, selectable by *CLMSTGY*. U/V and C signals are always clamped to their mid-level during blanking.




Figure 4-1 Clamping timing

The clamping pulse can be shifted in position (**CLMPIST**) and length (**CLMPID**) to adjust to the specific application. The ADCs are driven by a 20.25 MHz free running crystal clock which is not related to the incoming CVBS signal.

To avoid aliasing by subsampling the CVBS signal and the Y/C signals should be bandlimited to 10MHz. In the same manner the U/V signal frequency spectrum (SDA 9588X) should not exceed 5 MHz. The digital filtering suppresses all frequencies above the useable spectrum.

4.1.3 Automatic Gain Control

To accommodate to different CVBS input voltages an automatic gain control has been implemented. The chip works correctly for input voltages in the range from 0.5 to $1.5V_{pp}$. For best signal-to-noise ratio, the maximum CVBS amplitude is recommended if available. The AGC behavior can be chosen out of four possibilities (**AGCMDE**):

The sync height serves as reference for the gain control in the typical application. When using overflow detection only, the gain is set to maximum and is reduced whenever an overflow occurs. This procedure will be executed again when a channel change is detected or the gain control is manually reset by **AGCRES**.




Figure 4-2 AGC characteristic

4.1.4 Signal Magnitudes

The nominal CVBS signal with 75% color has a magnitude of 1 V_{pp} . The upper headroom is left to permit signals with 100% color resulting in 1.23 V_{pp} . The Y signal must always contain the sync part. Its levels correspond to the CVBS levels except for the missing color and burst. After A/D conversion the video part is clamped to its black value and is amplified to 224 digital steps. The nominal signal levels ensure correct brightness and saturation. The YUV signal levels conform to the ITU 601 recommendation.




Figure 4-3 CVBS/Y and chroma ADC input signal range




Figure 4-4 UV input signal range

AGCVAL				Conversion	Signal	Signal	Conversion	Signal	
D3	D2	D1	D0	Range CRYC	Range SRY	Range SRC	Range CRUV	Range SRUV	
0	0	0	0	0.5V _{pp}	0.42V _{pp}				
				•••					
1	0	0	0	1.2V _{pp}	1.0V _{pp}	0.89V _{pp}	0.8V _{pp}	0.7V _{pp}	
1	1	1	1	1.5V _{pp}	1.25V _{pp}				

Table 4-2 ADC conversion range and required input signal voltage

SDA 9588X (B31)

System Description

4.2 Inset Synchronization

Horizontal and vertical sync pulses are separated after elimination of the high frequency components of the CVBS signal by a low pass filter. Horizontal sync pulses are generated by a digital phase-locked-loop (DPLL). Its time constant is adjustable between fast and slow behavior in four steps (PLLITC) to consider different input sources (e.g. VCR). Noisy input signals become more stable when a noise-reduction is enabled (NSRED). Additionally weak input signals from a satellite dish ('fishes') become more stable when SATNR is enabled. Both should be enabled to have best available performance. A vertical flywheel mode improves vertical sync separation for weak signals (VFLYWHL, VFLYWHLMD). Additionally, v-syncs may be gated by VTHRL50/60 and VTHRH50/60 to reject invalid v-syncs. Dependent on detected linestandard, the VTHRx50 or VTHRx60 setting is used. 50 Hz or 60 Hz operation for sync separation may be forced separately or selected to work automatically (FLNSTRD). When NOSIGB is enabled, a colored background is shown instead of the picture when PIP is out of (horizontal) synchronization. The detected line standard is indicated by SYNCSTAT.

4.3 Chroma Decoding And Standard Search

The system is able to decode NTSC and PAL signals with a subcarrier of 3.58MHz and 4.43MHz (PAL B/M/N/60, NTSC M/4.4) as well as SECAM signals with 4.05/4.2MHz subcarrier. The system may be forced to a certain standard, or an automatic standard detection can be used (**CSTAND**). For automatic standard detection, some standards which are not likely to be received can be ignored to improve the detection process.

Depending on the detected line standard (525 or 625 lines) the color standard detection circuit searches for 60 Hz signals (NTSC-M / PAL-M / PAL-60 / NTSC44) or 50 Hz signals (PAL-B / SECAM / PAL-N) respectively. Within each line standard, the standard is detected by consequently switching from one to another. This standard detection process can be set to slow or fast behavior (**LOCKSP**). In slow behavior, 25 fields are used to detect the standard, whereas 15 fields are used in fast behavior. If unsuccessful within this time period the system tries to detect another standard. For SECAM detection, a choice between different recognition levels is possible (**SCMIDL**, **SECACCL**, **SECDIV**) and the evaluated burst position is selectable (**BGPOS**).

CSTANDEX		NTSC-	PAL60	PAL-N	PAL-M	PAL-B	SECAM	NTSC	
D1	D0	М						44	
0	0	✓	✓			✓	✓	✓	
0	1	✓		✓	✓				
1	0		✓			✓	✓	✓	
1	1	✓				✓	✓		

Table 4-3 Considered color standards for automatic standard detection

For getting the chrominance information the digitized video signal is multiplied with the regenerated color subcarrier once in-phase and once phase-shifted by 90°. After lowpass filtering digital UV is available for PAL and NTSC. The subcarrier is regenerated by a digital PLL. At SECAM operation the PLL runs free and generates the line-wise alternating subcarriers. A CORDIC structure demodulates the frequency-modulated UV signals. The following SECAM de-emphasis filter characteristic is adjustable (**DEEMP**). The chroma signal can be filtered before demodulation by means of a selectable IF-prefilter (**IFCOMP**).




Figure 4-5 SECAM de-emphasis filter characteristic and IF-compensation filter characteristic

The Hue Control (**HUE**) influences the phase of the demodulation subcarrier between -44.8° and 43.4° in steps of 1.4°. This is provided for NTSC only and adjustment is ineffective for PAL and SECAM signals.

The reference for the subcarrier generation is a crystal stable clock of 20.25000 MHz. In order to avoid color standard detection problems, the maximum deviation of this

frequency should not exceed 100ppm. For a good PLL locking behavior a maximum deviation of 40ppm is recommended. A small frequency adjustment (-150 ... +310 ppm) is possible for using a crystal with small frequency deviations (SCADJ). For test purposes, CPLL allows to open the loop of the chroma PLL.

For deviations in the chroma signal up to 30dB, a stable output amplitude after chroma decoding is achieved due to the ACC (Automatic Chroma Control). If the chroma signal (color burst) is below a selectable threshold (**CKILL**), the color will be switched off. Alternatively the color-killer can be bypassed and the color can be switched on or off under all conditions (**COLON**). By setting **ACCFIX**, the automatic chroma control is disabled and set to a default value.

CKILL		COLON	color killed at damping of				
D1	D0						
0	0	0	30 dB				
0	1	0	18 dB				
1	1	0	24 dB				
1	1	0	color always off				
Х	Х	1	color always on				

Table 4-4 Color-killer adjustment

The bandwidth of the chroma filter is adjustable via **CHRBW**. The bandwidth depends on whether the decoder is in SECAM operation or not. A change in **CHRBW** does not result in a chrominance position shift on the screen.

CKSTAT can be read out and gives information whether the color is switched on or off. **STDET** indicates the detected color standard. Additionally **PALID** and **PALDET** signal whether a PAL signal is applied.

4.4 Comb Filtering

Depending on the selected picture size and color standard, a comb filtering is performed for luminance and chrominance. A comb filter uses the spectral interleaving of the encoded luminance and chrominance to separate both without cross artifacts. Thus cross-color and cross-luminance are suppressed effectively. For NTSC sources, a comb filtering is performed for all picture sizes. Due to reduced bandwidth in horizontal and vertical direction a strong reduction of cross artifacts can be achieved for PAL signals. The same applies for the luminance signal of SECAM signals.

4.5 Luminance Processing

The A/D-converted CVBS (or Y) signal is digitally clamped to back porch. Depending on the transmitted standard and operational area, an offset between black- and blanking level can be found in the incoming signal ('7.5 IRE'). As for some applications a black offset is not desired, controlling may be done using **LMOFST**. The positive or negative offset is added to the Y signal before scaling.




Figure 4-6 Black level correction of luminance signal

The color carrier is removed out of a CVBS signal by means of a notch filter. It is set to the corresponding color carrier (3.58 or 4.4 MHz) only if the standard is detected permanently. This prevents the luminance sharpness of being changed within the standard search process. For Y signals the notch is disabled. A special peaking can be applied to the notch-filter (NADJ) to make it steeper. For a fine adjustment of delaycompensation between luminance and chrominance, YCDEL allows a luminance shifting in 16 steps of 50ns.

4.6 Decimation

4.6.1 Single PIP Mode

Luminance and chrominance signals are filtered in horizontal and vertical direction. The coarse horizontal and vertical picture size (1/3, 1/4, 1/6) is independently programmable with **SIZEHOR** and **SIZEVER**. A fine adjustment in steps of 4 pixel and 2 lines is possible by **HSHRINK** and **VSHRINK**, which allows correct aspect ratio for multistandard applications (50/60 Hz mixed mode, (S)VGA).

For main decimation factors, the stored number of pixel and lines are listed in the following tables.

SIZEHOR		horizontal	PIP Pixel per line				
D1	D0	scaling	Y	(B-Y)	(R-Y)		
0	0	2:1	324	81	81		
0	1	3:1	216	54	54		
1	0	4:1	160	40	40		
1	1	6:1	108	27	27		

Table 4-5 Number of stored pixel per line dependent on SIZEHOR

SIZE	VER	vertical scaling	PIP	lines
D1	D0		625 lines source	525 lines source
0	O ¹⁾	3:1	88	72
0	1	3:1	88	72
1	0	4:1	66	54
1	1	6:1	44	36

¹⁾ only used for compatibility with other SDA 948xX/958xX types

Table 4-6 Number of stored lines per field

HSHRNK	SIZEHOR	Decimation Factor	stored Pixel	HSHRNK	SIZEHOR	Decimation factor	stored Pixel	HSHRNK	SIZEHOR	Decimation factor	stored Pixel
0	0	2,00	324	0	1	3,00	216	0	3	6,00	108
1	0	2,02	320	1	1	3,04	212	1	3	6,23	104
2	0	2,05	316	2	1	3,11	208	2	3	6,48	100
3	0	2,08	312	3	1	3,17	204	3	3	6,75	96
4	0	2,10	308	4	1	3,23	200	4	3	7,04	92
5	0	2,13	304	5	1	3,29	196	5	3	7,35	88
6	0	2,16	300	6	1	3,37	192	6	3	7,70	84
7	0	2,19	296	7	1	3,44	188	7	3	8,10	80
8	0	2,22	292	8	1	3,51	184	8	3	8,52	76
9	0	2,25	288	9	1	3,60	180	9	3	8,99	72
10	0	2,28	284	10	1	3,67	176	10	3	9,51	68
11	0	2,31	280	11	1	3,76	172	11		10,12	64
12	0	2,35	276	12	1	3,84	168	12	3	10,64	60
13	0	2,38	272	13	1	3,94	164				-
14	0	2,41	268	0	2	4,05	160				
15	0	2,45	264	1	2	4,16	156				
16	0	2,49	260	2	2	4,27	152				
17	0	2,53	256	3	2	4,38	148				
18	0	2,57	252	4	2	4,50	144				
19	0	2,61	248	5	2	4,63	140				
20	0	2,66	244	6		4,77	136				
21	0	2,70	240	7	2	4,91	132				
22	0	2,74	236	8	2	5,06	128				
23	0	2,80	232	9	2	5,22	124				
24	0	2,84	228	10	2	5,41	120				
25	0	2,89	224	11	2	5,59	116				
26	0	2,95	220	12	2	5,78	112				

Table 4-7 Number of stored pixel per line dependent on HSHRNK

		625 lin	es	525 li	nes			625 line	es	525 lines	
VSHRNK	SIZEVER	Dec. Factor	Lines	Dec. Factor	Lines	VSHRNK	SIZEVER	Dec. Factor	Lines	Dec. Factor	Lines
0	1	3,00	88	3	72	0	3	6,00	44	6,00	36
1	1	3,07	86	3,09	70	1	3	6,28	42	6,38	34
2	1	3,14	84	3,19	68	2	3	6,61	40	6,75	32
3	1	3,21	82	3,28	66	3	3	6,94	38	7,22	30
4	1	3,30	80	3,38	64	4	3	7,31	36	7,73	28
5	1	3,38	78	3,49	62	5	3	7,78	34	8,30	26
6	1	3,47	76	3,61	60	6	3	8,25	32	9,00	24
7	1	3,56	74	3,73	58	7	3	8,81	30	9,80	22
8	1	3,66	72	3,87	56	8	3	9,42	28	10,78	20
9	1	3,77	70			9	3	10,17	26		
10	1	3,89	68			10	3	11,02	24		
0	2	4,00	66	4,01	54					_	
1	2	4,13	64	4,15	52						
2	2	4,25	62	4,31	50						
3	2	4,41	60	4,5	48						
4	2	4,56	58	4,69	46						
5	2	4,72	56	4,9	44						
6	2	4,88	54	5,13	42						
7	2	5,06	52	5,39	40						
8	2	5,28	50	5,7	38						
9	2	5,50	48								
10	2	5,75	46								

Table 4-8 Number of stored lines per field dependent on VSHRNK

4.6.2 Horizontal And Vertical Fine Positioning

All picture sizes are pre-centered inside the frame. In addition, if necessary the vertical and horizontal acquisition area can be shifted by **VFP** for vertical and **HFP** for horizontal direction.

4.6.3 Multi Display Mode

SDA 9488X and SDA 9588X offer the feature to display a sub-picture more than once. The picture size and arrangement depends on the display mode (**DISPMOD**) and not on **SIZEVER**. Hence variable scaling is not possible in these modes.

Display	DISPMOD		Size	Picture	Pixel	Lin	ies
Mode	D1	D0		configuration		625	525
1	0	0	SIZEHOR/ SIZEVER HSRHNK/ VSHRNK	single PIP mode	324 - 60	88 - 24	72 - 20
2	0	1	3 X1/9	one upon another (same content)	216	264	216
3	1	0	4 X 1/16	one upon another (same content)	156	264	216

Table 4-9 Multi-display modes

The display modes are shown in the appendix. The sizes of the partial pictures are listed in table 4-9.

4.7 Display Control

The on-chip memory capacity is 512 kbits. Provided that the same standard (50 or 60 Hz) video sources are applied to inset and parent channel, jointline-free frame mode display is possible. This means that every incoming field is processed and displayed by the SDA 9488X/SDA 9588X processor. The result is a high vertical and time resolution. For this purpose the standard is analyzed internally and frame mode display is blocked automatically, if the described restrictions are not fulfilled. Then only every second incoming field is shown (field mode). Field mode normally shows jointlines. This is caused by an update of the memory during read out. The result is that one part of the picture contains new picture information and the other part contains one earlier written field. The switching from or to frame mode is free of artifacts.

Activation of frame-mode display is blocked automatically if at least one of the following conditions is not fulfilled:

- Inset and parent channel have the same field repetition frequency. This means that frame mode is possible only for 50Hz inset and parent sources or 60Hz inset and parent sources.
- Interlace signal is detected for inset and parent channel. For progressive scan or (S)VGA display therefore only field mode is possible. For some VCRs in trick mode, often no interlace is detected also.
- The number of lines is within a predefined range for inset (**FMACTI**) or parent (**FMACTP**) channel (assuming standard signals according to ITU)

FMACTP	parent standard	number of lines per field	FMACTI	inset standard	number of lines per field
0	50 Hz	310315	0	50 Hz	310315
1	50 Hz	290325	1	50 Hz	290325
0	60 Hz	260265	0	60 Hz	260265
1	60 Hz	250275	1	60 Hz	250275


Table 4-10 Required number of lines for frame mode display

The system may be forced to field mode by means of **FIESEL**. Either first or second field is selectable. 'One of both' takes every second field independent of the field number. This is meant for sources generating only one field (e.g. video-games).

For progressive scan conversion systems and HDTV / (S)VGA displays a line doubling mode is available (**PROGEN**). Every line of the inset picture is read twice.

Memory writing is stopped by **FREEZE** bit. The field stored in the memory is then continuously read. As the picture decimation is done before storing, the picture size of a frozen picture can not be changed.

Depending on the phase between inset and parent signals a correction of the display raster for the read out data is performed. Synchronization of memory reading with the parent channel is achieved by processing the parent horizontal and vertical synchronization signals. Horizontal and vertical pulses may be provided. The signals are fed to the IC at pin HSP for horizontal synchronization and pin VSP for vertical synchronization. **HSPINV** or **VSPINV** respectively allow an inversion of the expected signal polarity.



values in brackets () apply for 100Hz systems

Figure 4-7 Field detection and phase adjustment of vertical pulse (VSP)

As the external VSP and HSP signals may come from different devices with different delay paths, the phase between V-sync and H-sync is adjustable (**VSPDEL**). An incorrect setting of **VSPDEL** may result in wrong or unreliable field detection of parent channel.

Normally a noise reduction of the incoming parent vertical pulse is performed. With this function missing vertical pulses are compensated. The circuit works for 50/60 Hz applications as well as progressive and 100/120Hz application. (S)VGA signals are supposed to be very stable and therefore not supported by the noise suppression. By means of **VSPNSRQ**, vertical noise suppression is switched off.

A great variety of combinations of inset and parent frequencies are possible. The following table shows some constellations:

Inset Frequency ¹⁾	Parent Frequency ¹⁾ (HSP/VSP)	frame mode	correct aspect ratio (single pip)	correct aspect ratio (multi display)	vertical noise suppression selectable
50	50i	✓	✓	✓	✓
50	60i		✓		✓
60	50i		✓		✓
60	60i	✓	✓	✓	✓
50	50p		✓	✓	✓
50	60p		✓		✓
60	50p		✓		✓
60	60p		✓	✓	✓
50	100i		✓	✓	✓
50	120i		✓		✓
60	100i		✓		✓
60	120i		✓	✓	✓
50	(S)VGA		✓	✓2)	
60	(S)VGA	_	✓	√2)	

¹⁾ standard signals supposed

 Table 4-11
 Available Features with varying inset and parent standards

²⁾ valid for some parent frequencies. Please refer to Chapter 4.7.1

4.7.1 Mixed Standard Applications And (S)VGA Support

remark (N _{apel} X N _{aline} @ f _V)	f _H (kHz)	Τ _Η (μs)	T _{Hact} (μs)	lines/ active	f _{dot} (MHz)	scan	correct aspect ratio
720X576@50Hz (TV)	15.6	64.0	52.0	625/ 576	13.5	interlace	√
702X488@60Hz (TV)	15.7	63.6	52.7	525/ 488	13.5	interlace	√
720X576@100Hz (TV 100 Hz)	31.2	32.0	26.0	625/ 576	27	interlace	√
702X488@120Hz (TV 120 Hz)	31.2	31.8	26.4	525/ 488	27	interlace	√
720X576@50Hz (TV progressive)	31.2	32.0	26.0	625/ 576	27	prog- ressive	√
702X488@60Hz (TV progressive)	31.2	31.8	26.4	525/ 488	27	prog- ressive	√
640X480@60Hz (VGA)	31.5	31.8	25.4	525/ 480	25.2	prog- ressive	√
640X480@72Hz (VGA)	37.9	26.4	20.3	520/ 480	31.5	prog- ressive	✓
640X480@75Hz (VGA)	37.5	26.7	20.3	500/ 480	31.5	prog- ressive	✓
800X600@56Hz (SVGA)	35.2	28.4	22.2	625/ 600	36.0	prog- ressive	√
800X600@60Hz (SVGA)	37.9	26.4	20.0	625/ 600	40.0	prog- ressive	
800X600@72Hz (SVGA)	48.1	20.8	16.0	666/ 600	50.0	prog- ressive	
800X600@75Hz (SVGA)	46.9	21.3	16.2	625/ 600	49.5	prog- ressive	
800X600@85Hz (SVGA)	53.7	18.6	14.2	631/ 600	56.3	prog- ressive	
1024X768@43Hz (SVGA)	35.5	28.2	22.8	817/ 768	44.9	interlace	

Table 4-12 Examples of supported parent signals

The SDA 9488X resp. SDA 9588X allow multiple scan rates for the use in desktop video applications, VGA compatible or 100Hz TV sets. All features are provided in 'normal' operating modes at auto detected 50Hz and 60 Hz parent and inset standards. 2f_H modes (100/120Hz and progressive) are supported by line frequency- and pixel clock doubling and are not detected automatically. Even on a 16:9 picture tube correct aspect ratio can be displayed by selecting the approbiate parent clock. The video synthesizer generates also a special pixel clock for VGA display (see chapter 5.5.9 for details). As (S)VGA consists of a variety of scan rates the correct aspect ratio is not adjustable for all modes with the parent clock (**HZOOM**) because of the limited count of frequencies. For single PIP only, correct aspect ratio is maintained by the vertical and horizontal scaler (**HSHRINK** and **VSHRINK**).

It is possible to display (S)VGA sources for parent display, as long as the horizontal frequency is lower than 40 kHz and the signal does not contain more than 1023 lines. For progressive scan mode, **PROGEN** must be set. Additionally *field-mode* should be forced to prevent unallowed *frame-mode* displaying (**FIESEL**). As the (S)VGA normally does not fit to the display raster generated in the vertical noise suppression, **VSPNSRQ** should be disabled. (S)VGA signals for inset channel are not supported.

PROGEN	READD	Expected input signal				
0	0	50 or 60 Hz signal interlace				
0	1	100 or 120 Hz signals interlace				
1	0	(reserved)				
1	1	50 or 60 Hz or (S)VGA signal progressive				

Table 4-13 Selection of display field repetition

4.7.2 Display standard

For a single-PiP, the number of displayed lines depends on the selected picture size and on the signal standard. For multi picture display, the number of displayed lines depends on the selected picture size and on the signal standard of the parent signal. Additionally, a standard can be forced by **DISPSTD**.

DISP	STD	DISPMOD	Display Standard
D1	D0		
0	0	0	PIP depends on detected inset standard (single pip)
0	0	>0	PIP depends on detected parent standard (multi display)
0	1	Х	PIP display is always in 625 lines mode
1	0	Х	PIP display is always in 525 lines mode
1	1	Х	freeze last detected display standard and size

Table 4-14 Display standard selection

If a 625 lines picture is shown with a 525 lines parent signal, some lines are missing on top and bottom of picture. If a 525 lines picture is shown with a 625 lines display standard, missing lines at top and bottom are filled with background color.

4.7.3 Picture Positioning

The display position of the inset picture is programmable to the 4 corners of the parent picture (**CPOS**). From there PIP can be moved to the middle of the TV Picture with **POSHOR** and **POSVER**. The corner positions can be centered coarsely on the screen with **POSOFH** and **POSOFV**. Depending on coarse position, one PIP corner remains stable when changing the picture size.

СР	os	Coarse	Reference	increasing	increasing	
D1	D0	Position	corner of PiP	POSVER	POSHOR	
0	0	upper left	upper left	down	right	
0	1	upper right	upper right	down	left	
1	0	lower left	lower left	up	right	
1	1	lower right	lower right	up	left	

Table 4-15 Coarse Positioning

Starting at every coarse position, the picture is movable to 256 horizontal locations (4 pixel increments) and 256 vertical locations (2 line increments). The pixel width on the screen depends on the selected **HZOOM** factor. Even POP-positions (Picture Outside Picture) in 16:9 applications are possible.




Figure 4-8 Coarse Positioning

4.8 Output Signal Processing

4.8.1 Luminance Peaking

To improve picture sharpness, a peaking filter which amplifies higher frequencies of the input signal is implemented. The amount of peaking can be varied in seven steps by **YPEAK**. The setting '000' switches off the peaking. The value '011' is recommended. This provides a good compromise between sharpness impression and annoying aliasing. The characteristic for all possible settings is shown in fig. (4-9)




Figure 4-9 Characteristics of selectable peaking factors

The emphasized frequency depends on the adjusted decimation. The gain maximum is always located before the band-limit ensuring optimal picture impression. Peaking can be additionally increased by **PKBOOST**. Coring should be switched on by **YCOR** to reduce noise, which is also amplified when peaking is enabled. As the coring stage is in front of the peaking filter, 1 LSB noise will not be peaked.

4.8.2 RGB Matrix


The chip contains three different matrices, one suited for EBU standards, one suited for NTSC-Japan and one suited for NTSC-USA, which are selected via **MAT**. The signal **OUTFOR** switches between YUV output or RGB output. The signal **UVPOLAR** inverts the U and V channels and results in Y-U-V output. The standard magnitudes and angles of the color-difference signals in the UV-plane are defined as follows:

M	MAT Magnitudes			es		Angles		Standard
D1	D0	(B-Y)	(R-Y)	(G-Y)	(B-Y)	(R-Y)	(G-Y)	
0	0	2.028	1.14	0.7	0	90	236	EBU
0	1	2.028	1.582	0.608	0	95	240	NTSC (Japan)
1	0	2.028	2.028	0.608	0	105	250	NTSC (USA)
1	1							(reserved)

Table 4-16 RGB matrices characteristics

The color saturation can be adjusted with **SATADJ** register in 16 steps between 0 and 1.875. Values above 1.0 may clip the chrominance signals.

4.8.3 Framing And Colored Background






Figure 4-10 Normal frame and 3D frame

With **FRSEL** a colored frame is added to the inset picture. The chip can display two different types of frames, one simple monochrome frame and a more sophisticated frame giving a three dimensional impression.

The frame elements are always placed outside the inset picture, except for the inner shade of three dimensional frame or inner frame in multipip-mode. There is no shift of the inset picture position if the inset frame width is modified.

4096 frame colors are programmable by **FRY**, **FRU**, and **FRV**, 4 bits for each component. Horizontal and vertical width of the frame are programmable independently by **FRWIDH** and **FRWIDHV**. If desired, frame color is displayed over the whole PIP size or whole picture size of the main channel when **PIPBG** is set accordingly.




Figure 4-11 Selectable picture configurations

64 background colors are programmable by **BGY**, **BGU**, **BGV**, 2 bits for each component. Alternatively **BGFRC** sets the background to frame color.

4.8.4 16:9 Inset Picture Support

To remove dark stripes at 16:9 inset pictures the vertical display area is reducable with **VPSRED**. The number of omitted lines depends on the vertical decimation factor.

vertical decimation factor	displayed lines (50Hz)	displayed lines (50Hz) with reduction	displayed lines (60Hz)	displayed lines (60Hz) with reduction	
1	264	214	216	175	
6	44	35	36	29	

Figure 4-12 Number of lines without and with reduction of vertical picture size





Figure 4-13 16:9 inset picture without and with reduction of vertical picture size

4.8.5 Parent Clock Generation

The phase of the output signals is locked to the rising edge of the horizontal sync pulse. The frequency varies in a certain range to ensure correct aspect ratio for 16:9 applications depending on **HZOOM**. The horizontal and vertical scaling can be used for all display frequencies.

display	inset	desired	required	value	value of HZOOM			
format	picture format	PiP format	parent frequency	D2	D1	D0		
4:3	4:3	4:3	27	0	0	0		
4:3	4:3	16:9	20.25	0	0	1		
16:9	4:3	4:3	36	0	1	0		
16:9	16:9	16:9	36	0	1	0		

Table 4-17 Format conversion using HZOOM

4.8.6 Select Signal

For controlling an external RGB or YUV switch a select signal is supplied. The delay of this signal is programmable for adaptation to different external output signal processing devices (**SELDEL**). **SELDOWN** sets this output to tristate (high-resistance).




Figure 4-14 Select timing

4.9 DA-Conversion And RGB / YUV Switch

The SDA 9588X/SDA 9488X include three 7bit DA-converters. Brightness (**BRTADJ**), Contrast (**CON**) and overall amplitude (**PKLR**, **PKLG**, **PKLB**) of the output signal are adjustable. External RGB or YUV signals can be connected to the inputs IN1...3. By forcing the FSW input to high-level these signals are switched to the outputs OUT1...3 while the internal signals are switched off. The FSW input signal is passed through to the SEL output. The setting of **RGBINS** determines wether an RGB insertion is possible and which source, the external picture or the PiP, gets priority.




Figure 4-15 Visualization of RGB/YUV insertion

The external RGB or YUV signals are each clamped to the reference levels of the DACs to force uniform black levels in each channel. The clamping needs careful adjustment especially for VGA applications. The position and the length of the blanking pulse as well as the clamping pulse are adjustable (**CLPPOS**, **CLPLEN**). If **READD** is set to '1' (100Hz mode), all pulses are shortened by one half. **HZOOM** influences the adjustment range of the clamping and blanking pulse because of the modified clock frequency, but the pulse length is kept nearly constant.




Figure 4-16 PIP horizontal blanking timing

READD	C	LPDE	L	CLP	LEN	a (μ s)	b (μ s)	c (μ s)	d (μs)
	D2	D1	D0	D1	D0	Blanking Start	Blanking Duration	Clamping Start	Clamping Duration
0	0	0	0	0	0	-1.5	10.5	3	5
0	1	1	1	0	0	-11	10.5	-6.4	5
0	0	0	0	0	1	-1.5	7.9	2.2	3.8
0	1	1	1	0	1	-11.0	7.9	-7.3	3.8
1	0	0	0	0	0	-0.8	5.3	1.5	2.5
1	1	1	1	0	0	-5.5	5.3	-3.2	2.5
1	0	0	0	0	1	-0.8	4	1.1	1.9
1	1	1	1	0	1	-5.5	4	-3.6	1.9

Table 4-18 PIP horizontal blanking timing

4.9.1 Contrast, Brightness and Peak Level Adjustment

The peak level adjustment modifies the magnitude of each channel separately. It should be used to adapt once the signal levels to the following stage. The contrast adjustment influences all three channels and allows a further increase of 30% of the peak level magnitude. The effect of the brightness adjustment depends on the selected output mode (RGB/YUV). In YUV mode it changes the offset of the OUT2 (Y) signal only while in RGB mode it changes the offset of all three channels at the same time. The brightness increase is up to 20%.

4.9.2 Pedestal Level Adjustment

The pedestal level adjustment controlled by I²C signals **BLKLR**, **BLKLG**, **BLKLB** enables the correction of small offset errors, possibly appearing at the successive blanking stage of RGB processor. This adjustment has an effect on the setup level during the active line interval of each channel like the brightness adjustment but has an enhanced resolution of 0.5 LSB. The maximum possible offset amounts to 7.5 LSBs. In YUV mode (**OUTFOR** = '1') the action depends on the setting of **BLKINVR** and **BLKINVB**. If **BLKINVR** (**BLKINVB**) is active the offset applies to the blank level of the **RV** (**BU**) channel during the clamping interval for shifting the setup level to the negative direction. In RGB mode (**OUTFOR** = '0') **BLKINVR** and **BLKINVB** have no effect.




Figure 4-17 Pedestal level adjustment

4.10 Data Slicer

Depending on **SERVICE**, Closed Caption data ('Line 21') or WSS (Widescreen signalling) is sliced by the digital data slicer and can be read out from I²C interface. The line number of the sliced data is selectable with **SELLNR**. Therefore WSS and CC can be processed in different regions (e.g. CC with PAL M). The Closed Caption data is assumed to conform with the ITU standards EIA-608 and EIA-744-A. WSS data is assumed to conform with ETS 300 294 (2nd edition, May 1996).

4.10.1 Closed Caption

The closed caption data stream contains different data services. In field 1 (line 21) the captions CC1 and CC2 and the text pages T1 and T2 are transmitted whereas in field 2 (line 284) caption CC3, CC4, text T3, T4 and the XDS data are transmitted. For more information please refer to the above mentioned standards.

Raw CC as well as prefiltered data is provided alternatively. With the built-in programmable XDS-Filter (XDSCLS), the program-rating information ('V-chip') as well

as others can be filtered out. The XDS filter reduce traffic on the I²C bus and save calculation power of the main controller. If no class filter is selected, all incoming data (both fields) is sliced and provided by the I²C interface. When one or more class filters are chosen, only data in field 2 is sliced. Any combination of class filters is allowed. Each 'CLASS' is divided into 'TYPES' which can be sorted out by the XDS-secondary filter (**XDSTPE**). Any combination of type filter is allowed. Some type filter require an appropriate class filter.

4.10.2 Widescreen Signalling (WSS)

In WSS mode (**SERVICE**='1') no filtering is possible. All sliced data is passed to the output registers. In this case **XDSTPE** selects the field number of the data to be sliced. In Europe WSS carries for instance information about aspect ratio and movie mode.

4.10.3 Indication Of New Data

The sliced and possibly filtered data is available in **DATAA** and **DATAB**. The corresponding status bits are **DATAV** and **SLFIELD**. When new data were received, **DATAV** becomes '1' and the controller must read **DATAA**, **DATAB** and the status information. After both data bytes were read **DATAV** becomes '0' until new data arrives. It must be ensured that the data polling is activated once per field (16.7 or 20 ms) or every second field (33.3 or 40 ms), depending on the slicer configuration and inset field frequency. The field number of the data in **DATAA** and **DATAB** can be found in **SLFIELD**. If one or more XDS-class filter are activated, **SLFIELD** contains always '1'.

Additionally pin 10 (INT) may flag that new data is received. Default this pin is in tri-state mode to be compatible with the Micronas SDA9388X/9389X PIP devices. It can also be configured by **IRQCON** to output a single short pulse when new data is available or behave equal to **DATAV**. In the last case the output remains active until the two data registers **DATAA/DATAB** are read. Both modes are useful to avoid continuos polling of the I2C bus. The micro-controller initiates I2C transfers only when required.

```
while (1){
  i2c_read pip4_adr, status_reg_adr, status
  if (status & data_valid_mask) {
    i2c_read_inc pip4_adr, dataa_reg_adr, dataa, datab, status
    process_data dataa, datab, status
  }
}
```

Figure 4-18 Example in pseudo-code for reading the data

4.10.4 Violence Protection

The rating information is sent in the program rating packet of the current (sometimes future) class in the XDS data stream. If only this information is desired the corresponding XDS filter (class 01h, type 05h) should be used to suppress other data. The class/packet bytes (0105h) precede the 2 bytes rating information. Each sequence is closed by the end-of-packet byte (0fh) and a checksum. This checksum complements the byte truncated sum of all bytes to 00h. Except comparison of the received rating with the adjusted user rating threshold the micro-controller should check the parity of each byte and validate the checksum to avoid miss-interpretation of wrong received data.

The SDA 9488X/SDA 9588X offer some alternatives to blocking the PIP channel completely by switching it off (fig. (4-19)).




Figure 4-19 Possibilities of PiP blocking

The Mosaic mode (**MOSAIC**) hides details of the picture by reduced sharpness and increased aliasing. The picture looks scrambled and is less perceptible.

Application Examples

5 Application Examples

The following two figures show 100/120Hz applications with the Micronas Featurebox SDA 9400/01. As the chip supports two I2C addresses and owns a RGB switch dual-PiP applications are easy to implement. The arrangement for best possible performance is shown in the fig. (5-1).




Figure 5-1 SDA 9588X application with insertion in front of the Featurebox

The output of two 'OCTOPUS' are connected to the YUV (or RGB) input of the video processor of the main channel. Due to the 4:2:2 processing within the SDA 9400 the inset picture remains brilliant.




Figure 5-2 SDA 9588X application with insertion behind the featurebox

Connecting of a SDA 9588X directly to the RGB input of the RGB processor is possible as well. One picture is generated from SDA 9588X device, the other one from the featurebox. This cheap implementation preserves the chroma of inset channel at its full bandwidth, although only field mode is possible for PiP picture. The output of an OSD/Text processor may be fed to the RGB switch of the SDA 9588X.

6 I²C Bus

6.1 I²C Bus Address

Write Address1	1	1	0	1	0	1	1	0	(D6h)
Read Address1	1	1	0	1	0	1	1	1	(D7h)

Table 6-1 Primary Address (pin 9='low-level')

Write Address2	1	1	0	1	1	1	1	0	(DEh)
Read Address2	1	1	0	1	1	1	1	1	(DFh)

Table 6-2 Secondary Address (pin 9 = 'high-level')

6.2 I²C-Bus Format

WRITE	S	1101x110	Α	Subaddress	Α	D	ata Byte	Α	***	Α	Р
READ	S	1101x110	Α	Subaddress	Α	Sr	1101x111	Α	Data Byte n	NA	Р

S: Start condition / Sr Repeated start condition / A: Acknowledge / P: Stop condition / NA: No Acknowledge

Write operation is possible at registers 00h-21h and 2Eh-37h only, read operation is possible at registers 28, 2Ah-2Ch only. An automatic address increment function is implemented.

6.3 I²C bus Command Table

Subadd				Data	Byte			
(Hex)	D7	D6	D5	D4	D3	D2	D1	D0
00h	PIPON	CPOS1	CPOS0	YUVSEL	READD	PROGEN	FIESEL1	FIESEL0
01h	POSHOR7	POSHOR6	POSHOR5	POSHOR4	POSHOR3	POSHOR2	POSHOR1	POSHOR0
02h	POSVER7	POSVER6	POSVER5	POSVER4	POSVER3	POSVER2	POSVER1	POSVER0
03h	VFP3	VFP2	VFP1	VFP0	HFP3	HFP2	HFP1	HFP0
04h	DISPSTD1	DISPSTD0	FREEZE	MOSAIC	SIZEHOR1	SIZEHOR0	SIZEVER1	SIZEVER0
05h	FPSTD1	FPSTD0	PIPBG1	PIPBG0	FMACTP	HZOOM2	HZOOM1	HZOOM0
06h	HSPINV	VSPINV	VSPNSRQ	VSPDEL4	VSPDEL3	VSPDEL2	VSPDEL1	VSPDEL0
07h	FRSEL	INFRM	VPSRED	FRWIDH2	FRWIDH1	FRWIDH0	FRWIDV1	FRWIDV0
08h	RGBINS1	RGBINS0	VERBLK	SELDOWN	SELDEL3	SELDEL2	SELDEL1	SELDEL0
09h	set to 0	DISPMOD1	DISPMOD0	CLPDEL4	CLPDEL3	CLPDEL2	CLPDEL1	CLPDEL0
0Ah	AGCRES	AGCMD1	AGCMD0	AGCVAL3	AGCVAL2	AGCVAL1	AGCVAL0	NOSIGB
0Bh	CVBSEL1	CVBSEL0	CLMPID1	CLMPID0	BLKVCHYS	BLKCVAL	LMOFST1	LMOFST0
0Ch	PLLITC1	PLLITC0	BLKVCFIL	(reserved)	YCDEL3	YCDEL2	YCDEL1	YCDEL0
0Dh	CSTAND2	CSTAND1	CSTAND0	CSTDEX1	CSTDEX0	(reserved)	CKILL1	CKILL0
0Eh	BGPOS	(reserved)	DEEMP1	DEEMP0	COLON	ACCFIX	CHRBW1	CHRBW0
0Fh	IFCOMP1	IFCOMP0	HUE5	HUE4	HUE3	HUE2	HUE1	HUE0
10h	SATNR	FMACTI	CPLLOF	SCADJ4	SCADJ3	SCADJ2	SCADJ1	SCADJ0
11h	CONADJ3	CONADJ2	CONADJ1	CONADJ0	BLKLR3	BLKLR2	BLKLR1	BLKLR0
12h	BRTADJ3	BRTADJ2	BRTADJ1	BRTADJ0	BLKLG3	BLKLG2	BLKLG1	BLKLG0
13h	TRIOUT	REFINT	BLKINVR	BLKINVB	BLKLB3	BLKLB2	BLKLB1	BLKLB0
14h	PKLR7	PKLR6	PKLR5	PKLR4	PKLR3	PKLR2	PKLR1	PKLR0
15h	PKLG7	PKLG6	PKLG5	PKLG4	PKLG3	PKLG2	PKLG1	PKLG0
16h	PKLB7	PKLB6	PKLB5	PKLB4	PKLB3	PKLB2	PKLB1	PKLB0

Subadd (Hex)				Data	Byte			
(Hex)	D7	D6	D5	D4	D3	D2	D1	D0
17h	MAT1	MAT0	BGY1	BGY0	FRY3	FRY2	FRY1	FRY0
18h	OUTFOR	UVPOLAR	BGU1	BGU0	FRU3	FRU2	FRU1	FRU0
19h	(reserved)	BGFRC	BGV1	BGV0	FRV3	FRV2	FRV1	FRV0
1Ah	SATADJ3†	SATADJ2	SATADJ1	SATADJ0†	YPEAK2	YPEAK1	YPEAK0	YCOR
1Bh	XDSCLS4	XDSCLS3	XDSCLS2	XDSCLS1	XDSCLS0	XDSTPE2	XDSTPE1	XDSTPE0
1Ch	UVSEQ	MPIPBG	SERVICE	SELLNR1	SELLNR0	IRQCON2	IRQCON1	IRQCON0
1Dh	(reserved)	(reserved)	PALIDL2	PALIDL1_1	PALIDL1_0	PIPBLK	(reserved)	PALIDL0
1Eh	POSOFV2	POSOFV1	POSOFV0	POSOFH4	POSOFH3	POSOFH2	POSOFH1	POSOFH0
1Fh	(reserved)	(reserved)	(reserved)	VSHRNK4	VSHRNK3	VSHRNK2	VSHRNK1	VSHRNK0
20h	(reserved)	(reserved)	(reserved)	HSHRNK4	HSHRNK3	HSHRNK2	HSHRNK1	HSHRNK0
21h	(reserved)	(reserved)	(reserved)	(reserved)	DWCOR	PKBOOST	CLPLEN1	CLPLEN0
28h	FRMMD	PIPSTAT	SYNCST1	SYNCST0	CKSTAT	STDET2	STDET1	STDET0
2Ah	DATAA7	DATAA6	DATAA5	DATAA4	DATAA3	DATAA2	DATAA1	DATAA0
2Bh	DATAB7	DATAB6	DATAB5	DATAB4	DATAB3	DATAB2	DATAB1	DATAB0
2Ch	PALDET		DEVICE1	DEVICE0	PRNSTD	PALID	DATAV	SLFIELD
2Dh	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)
2Eh	SCMREL1	SCMREL0	SCMIDL2	SCMIDL1	SCMIDL0	SECDIV		BELLIIR
2Fh	PALINC1	PALINC2	LOCKSP1	LOCKSP0	SECACCL2	SECACCL1	SECACCL0	SECACC
30h	ADLCK	ADLCKSE L	ADLCKCC	CLRANGE1	CLRANGE0	NADJ2	NADJ1	NADJ0
31h	NSRED2	NSRED1	NSRED0	SLLTHD1	SLLTHD0	ISHFT1	ISHFT0	ENLIM
32h	DTECT5060	VTHRL50_6	VTHRL50_5	VTHRL50_4	VTHRL50_3	VTHRL50_2	VTHRL50_1	VTHRL50_0
33h	BCOROFF	VTHRL60_6	VTHRL60_5	VTHRL60_4	VTHRL60_3	VTHRL60_2	VTHRL60_1	VTHRL60_0
34h	VTHRH50_	VTHRH50_ 2	VTHRH50_ 1	VTHRH500 0	VTHRH60_	VTHRH60_ 2	VTHRH60_ 1	VTHRH60_ 0
35h	CLMSTGY	SLLTHDVP	SLLTHDV2	SLLTHDV1	SLLTHDV0	VFLYWHLM1	VFLYWHLM0	VFLYWHL

I2C Bus

Subadd (Hex)		Data Byte							
(Hex)	D7	D7 D6 D5 D4 D3 D2 D1 D0							
36h	FLNSTRD1	FLNSTRD0	CLMPCHRY 1	CLMPCHRY 0	VDETIFS	VDETITC	VLP1	VLP0	
37h	LATENCY 1	LATENCY0	FILTBRST	CLMPIST4	CLMPIST3	CLMPIST2	CLMPIST1	CLMPIST0	

After power on the grey marked data bits are set to '1', all other to '0'.

6.4 I²C Bus Command Description Subaddress 00h

PIPON	PiP on
D7	switches the PIP insertion on
0	PIP insertion off
1	PIP insertion on

СР	os	Coarse position
D6	D5	coarse positioning of the picture
0	0	upper left position
0	1	upper right position
1	0	lower left position
1	1	lower right position

YUVSEL	YUV Select
D4	select YUV mode
0	CVBS or Y/C source
1	YUV source

READD	Read Double Mode
D3	double read frequency for compatibility with systems that use 2fH (e.g.100 Hz, progressive)
0	PIP display with single read frequency and 2x oversampling
1	PIP display with double read frequency

PROGEN	Progressive Scan Enable
D2	for compatibility with progressive scan systems
0	each line of PIP is read once (normal operation)
1	each line of PIP is read twice (line doubling operation)

FIE	SEL	Field Select		
D1	D0	set field or frame display mode		
0	0	frame mode (if possible)		
0	1	field mode (first field only)		
1	0	field mode (second field only)		
1	1	field mode (one of both)		

Subaddress 01h

POSHOR	Horizontal Picture Position
	horizontal position adjustment of the PIP in steps of 4 pixel shift direction depends on the coarse positioning of the picture

Subaddress 02h

POSVER	Vertical Picture Position
D7-D0	vertical position adjustment of the PIP in steps of 1 lines
	shift direction depends on the coarse positioning of the picture

Subaddress 03h

	HFP			Horizontal Fine Positionin	g
D7	D6	D5	D4	changes the position of the horizontal acquisition window by steps of 2 pixel	Note
1	0	0	0	-16 pixel (-0.8 μs), most right position of the image	values refer to the
					undecimated picture
0	0	0	0	0 pixel, nominal center position	picture
0	1	1	1	+14 pixel (0.7 μs), most left position	

	VFP			Vertical Fine Positioning	
D3	D2	D1	D0	changes the position of the vertical acquisition window by steps of 1 line	Note
1	0	0	0	-8 lines, most upper position of the image	values refer to
					the undecimated
0	0	0	0	0 lines, nominal center position	picture
0	1	1	1	+7 lines, most right position	

Subaddress 04h

DISPSTD		Display Standard	
D7	D6	selects the line standard of PIP display	
0	0	PIP depends on detected inset standard	
0	1	PIP display is always in 625 line mode	
1	0	PIP display is always in 525 line mode	
1	1	freeze last detected display standard and size	

FREEZE	Freeze Picture
D5	interrupts the inset picture writing and displays still picture
0	live picture
1	still picture

MOSAIC	Mosaic Mode
D4	hides picture details, intended for use with parental control
0	mosaic mode off
1	mosaic mode on

SIZEHOR		Horizontal Size	
D3	D2	horizontal decimation	
0	0	reduction = 2	
0	1	reduction = 3	
1	0	reduction = 4	
1	1	reduction = 6	

SIZEVER		Vertical Size	
D1	D0	vertical decimation	
0	0	reduction = 3	
0	1	reduction = 3	
1	0	reduction = 4	
1	1	reduction = 6	

Subaddress 05h

FPS	STD	Force Parent Standard
D7	D6	forces the parent standard to one of the following modes
0	0	auto-detect parent standard
0	1	50Hz/625 lines parent standard forced
1	0	60Hz/525 lines parent standard forced
1	1	freeze last detected standard

PIPBG PIP Background Display		PIP Background Display
D5	D4	selects the background display
0	0	PIP visible, no background display
0	1	PIP invisible, background display in PIP
1	0	PIP visible, full screen background display
1	1	PIP invisible, background display in PIP and full screen background

FMACTP	Frame Mode Activation Parent
D3	selects the parent condition for the activation of the frame mode
0	Frame mode active for standard parent video sources only
1	Frame mode active for some nonstandard sources also

HZOOM			Horizontal Zoom		
D2	D1	D0	selects the parent (display) clock frequency		
0	0	0	27.34 MHz		
0	0	1	20.25 MHz		
0	1	0	35.27 MHz		
0	1	1	25.43 MHz		
1	0	0	26.67 MHz		
1	0	1	20.63 MHz		
1	1	0	34.17MHz		
1	1	1	28.04 MHz		

Subaddress 06h

HSPINV	Horizontal Sync Pulse Inversion		
D7	inverts the polarity of HSP		
0	no inversion, raising edge is sync reference		
1	HSP inverted, falling edge is sync reference		

VSPINV	Vertical Sync Pulse Inversion	
D6	D6 inverts the polarity of VSP	
0	no inversion, raising edge is sync reference	
1	VSP inverted, falling edge is sync reference	

VSPNSRQ	Vertical Sync Pulse Noise Reduction		
D5	activates automatic V insertion that generates vertical sync pulses in case of missing external VSP		
0	on		
1	off		

	V	/SPDEI			Vertical Sync Pulse	Delay
D4	D3	D2	D1	D0	delay of the vertical sync pulse in steps of 128 parent clocks	Note
0	0	0	0	0	no delay (0)	delay
						depends on HZOOM
1	1	1	1	1	maximum delay, 4096 clocks of parent frequency	11200101

Subaddress 07h

FRSEL	Frame Select	
D7	selects between the normal frame and the shaded frame	
0	normal frame	
1	shaded frame with 3D impression	

INFRM	Inner Frame activation		
D6	actives inner frame (4 pix. width, 2 lines height) for displ. mode 2 and 3		
0	inner frame off		
1	inner frame on		

VPSRED	Vertical Picture Size Reduction		
D5	reduces vertical picture size to suppress black bars in 16:9 programs		
0	no reduction		
1	reduction on		

FRWIDH			Frame Width Horizontal	
D4	D3	D2	adjusts the horizontal width of the PIP frame in steps of one pixel	
0	0	0	no horizontal frame	
1	1	1	7 pixel	

FRWIDV		Frame Width Vertical	
D1	D0	adjusts the vertical width of the PIP frame in steps of one line	
0	0	no vertical frame	
1	1	3 lines	

Subaddress 08h

RGBINS		RGB Insertion		
D7	D6	controls the insertion of external RGB/YUV sources		
0	0	no external insertion possible, FSW input inactive		
0	1	external insertion forced (FSW = 1)		
1	0	external insertion with FSW possible (priority of FSW input)		
1	1	external insertion with FSW possible (priority of PIP)		

VERBLK	Vertical Blanking
D5	switches the vertical blanking mode
0	blanking level at DAC outputs only during line-blanking intervals
1	blanking level at DAC outputs during line-blanking intervals and field- blanking intervals, 16 lines following the parent vertical synchronization pulse are blanked

I2C Bus

SELDOWN	Select Down
D4	switches the driver type at the output of the SEL pin
0	open source output
1	TTL output

SELDEL				Select Delay
D3	D2	D1	D0	adjusts the delay of select signal
1	0	0	0	-8 clock periods of display clock
0	0	0	0	0 clock periods of display clock
0	1	1	1	+7 clock cycles of display clock

Subaddress 09h

DISPMOD		Display Mode
D6 D5 selects display modes with equal pictures		selects display modes with equal pictures
0	0	single PiP mode
0	1	3 x1/9 PiP (same content)
1	0	4 x1/16 PiP (same content)
1	1	(reserved)

	С	LPDE	L		Clamping Delay
D4	D3	D2	D1	D0	delay of the clamping pulse for the external RGB/YUV inputs in steps of 8 parent clock periods
0	0	0	0	0	no delay (0)
1	1	1	1	1	maximum delay, 256 clock periods of parent frequency

Subaddress 0Ah

AGCRES	Automatic Gain Control Reset
D7	resets AGC
0	normal operation
1	reset of AGC

AGO	CMD	AGC Mode	
D6	D6 D5 controls the AGC operation		
0	0	evaluation of sync height and ADC overflow	
0	1	evaluation of sync height only	
1	0	evaluation of ADC overflow only	
1	1	AGC fixed (gain depends on AGCVAL)	

	AGCVAL			Automatic Gain Control Value
D4	D3	D2	D1	AGC value for fixed mode (AGCMD='11')
0	0	0	0	input voltage 0.5 Vpp
1	0	0	0	input voltage 1 Vpp
1	1	1	1	input voltage 1.5 Vpp

NOSIGB	No Signal Behavior		
D0	controls behavior if synchronization is not possible (no source applied)		
0	noisy picture		
1	colored background		

Subaddress 0Bh

CVBSEL		CVBS Select
D7	D6	select CVBS source
0	0	CVBS1
0	1	CVBS2
1	0	Y/C (Y@CVBS2 / C@CVBS3)
1	1	CVBS3

CLMPID		Clamping Duration
D5	D4	adjusts duration of clamping pulse for ADC (inset channel)
0	0	0.5μs
0	1	0.9μs
1	0	1.2μs
1	1	1.5µs

BLKVCHYS	Blankvalue hysteresis
D3	Blankvalue generation (sync-tip clamping only)
0	without hysteresis
1	with hysteresis

BLKVCVAL	Clamping correction offset
D2	(back-porch clamping only)
0	0
1	-1

LMOFST		Luminance Offset
D1	D0	modifies black to blank level offset
0	0	no offset
0	1	offset of 16 LSB
1	0	offset of -8 LSB
1	1	offset of -16 LSB

Subaddress 0Ch

PLLITC		Inset PLL Time Constant
D7	D6	switches the time constant of the inset PLL
0	0	VCR1 (very fast)
0	1	VCR2
1	0	TV1
1	1	TV2 (very slow)

BLKVCFIL	Blankvalue filtering
D5	(sync-tip clamping only)
0	lowpass filter off
1	lowpass filter on

YCDEL				Y/C Delay	
D3	D2	D1	D0	adjusts the delay between luminance and chrominance	
1	0	0	0	-8 pixel (-0.4 μs with respect to undecimated picture)	
0	0	0	0	0 pixel	
0	1	1	1	+7 pixel (0.35 μs)	

6-51

Micronas

I2C Bus

Subaddress 0Dh

CSTAND			Color Standard
D7	D6	D5	forces the desired color standard
0	0	0	automatic standard identification
0	0	1	NTSC-M
0	1	0	PAL-N (Argentina)
0	1	1	PAL-M
1	0	0	NTSC44
1	0	1	PAL-B
1	1	0	SECAM
1	1	1	PAL60

CSTDEX		Color Standard Exclusion
D4 D3 excludes standards from automatic standard identification		excludes standards from automatic standard identification
0	0	ignore PAL-M / PAL-N
0	1	ignore SECAM, PAL B/G, PAL60, NTSC4.4
1	0	ignore PAL-M /PAL-N / NTSC-M
1	1	ignore PAL-M / PAL-N / NTSC4.4 / PAL60

LOCKSP	Standard Identification Speed
D2	sets the speed of the color standard recognition
0	medium
1	fast

CKILL		Color Killer Threshold		
D1	D0	damping of color carrier to switch color off	Note	
0	0	-30 dB	only valid if color killer	
0	1	-18 dB	active (COLON='0'), values are	
1	0	-24 dB	approximative	
1	1	color always off		

Subaddress 0Eh

BGPOS	Burst Gate Position
D7	adjusts position of burst gate
0	normal position
1	0.5 μs delayed

DEEMP		Deemphase Selection
D5	D4	adjusts SECAM deemphase filter
0	0	Filter1
0	1	ITU recommendation
1	0	Filter2
1	1	Filter3

COLON	Color On
D3	disable color killer
0	color killer active
1	color forced on

ACCFIX	Disable Automatic Chroma Control
D2	disables the automatic chroma control (ACC)
0	ACC active
1	ACC fixed (ACC set to nominal value)

CHF	RBW	Chroma Bandwidth					
D1	D0	PAL	SECAM	remark			
0	0	wide	small	adjusts chroma bandwidth			
0	1	medium	medium				
1	0	reserved					
1	1	small	wide				

Subaddress 0Fh

IFC	ОМР	IF-Compensation Filter			
D7	D6	equalizes the IF-stage characteristic			
0	0	no filtering			
0	1	chroma bandpass active			
1	0	IF-compensation bandpass (6dB/octave)			
1	1	reserved			

		н	JE			Hue C	ontrol
D5	D4	D3	D2	D1	D0	phase of color subcarrier for NTSC	remark
1	0	0	0	0	0	-44.8°	skin color becames greenish
0	0	0	0	0	0	0°	
0	1	1	1	1	1	43.4°	skin color becomes redish

Subaddress 10h

SATNR	Satellite Noise Reduction
D7	stabilizes the horizontal PLL for bad satellite signals ("fishes")
0	disabled
1	enabled

FMACTI	Frame Mode Activation Inset
D6	sets the inset condition for the activation of the frame mode
0	frame mode only active for standard inset video sources
1	enhanced frame mode activation range

CPLLOF	Chroma PLL Off					
D5	opens loop of chroma PLL (only for test and servicing)					
0	chroma PLL active					
1	chroma PLL opened (free running oscillator)					

	,	SCADJ			Color Subcarrier Adjustment
D4	D3	D2	D1	D0	color subcarrier frequency fine adjustment
0	0	0	0	0	max. negative deviation (-150 ppm)
0	0	1	1	1	default (for nominal crystal frequency
				•••	
1	1	1	1	1	max. positive deviation (+310 ppm)

Subaddress 11h

	CONADJ			Contrast Adjustment
D7	D6	D5	D4	adjusts the contrast of the picture, acts on OUT1-OUT3
0	0	0	0	nominal contrast
1	1	1	1	+30% contrast increase

	BL	KLR		Blanking Level Red
D3	D2	D1	D0	adjusts the pedestal level of the OUT1 channel in steps of 0.5LSB
0	0	0	0	no pedestal
1	1	1	1	+7.5LSB offset

I2C Bus

Subaddress 12h

	BRT	ADJ		Brightness Adjustment
D7	D6	D5	D4	adjusts the brightness of the picture, acts on OUT1-OUT3 in RGB mode (YUVFOR = '0') and on OUT1 in YUV mode (YUVFOR = '1')
0	0	0	0	nominal brightness
1	1	1	1	+20% brightness increase

	BL	(LG		Blanking Level Green
D3	D2	D1	D0	adjusts the pedestal level of the OUT2 channel in steps of 0.5LSB
0	0	0	0	no pedestal
1	1	1	1	+7.5LSB offset

Subaddress 13h

TRIOUT	Tristate Output
D7	sets OUT1-OUT3 to tristate mode (high resistance)
0	normal operation, outputs are active
1	pins OUT1-3 are in tri-state mode

REFINT	Refresh Intervall						
D6	changes the refresh rate of eDRAM	Note					
0	normal refresh	keep it at '0'					
1	fast refresh						

BLKINVR	Blanking Inversion Red
D5	inverts the sign of the OUT1 channel offset (BLKLR)
0	offset added during the active picture
1	offset added during blanking

BLKINVB	Blanking Inversion Blue
D4	inverts the sign of the OUT3 channel offset (BLKLB)
0	offset added during the active picture
1	offset added during blanking

	BLKLB			Blanking Level Blue
D3	D2	D1	D0	adjusts the pedestal level of the OUT3 channel in steps of 0.5LSB
0	0	0	0	no pedestal
1	1	1	1	+7.5LSB offset

Subaddress 14h

			PK	LR		Peak Leve	el Red		
D7	D6	D5	D4	D3	D2	D1	D0	peak to peak output voltage of the OUT1 channel	Note
0	0	0	0	0	0	0	0	$0.3 V_{pp}$	values refer to
									contrast (CONADJ)
1	1	0	0	0	0	0	0	1 V _{pp}	and
									brightness
1	1	1	1	1	1	1	1	1.2 V _{pp}	(BRTADJ) at minimum

I2C Bus

Subaddress 15h

			PK	LG		Peak Level	Green		
D7	D6	D5	D4	D3	D2	D1	D0	peak to peak output voltage of the OUT2 channel	Note
0	0	0	0	0	0	0	0	0.3 V _{pp}	values refer to
									contrast (CONADJ)
1	1	0	0	0	0	0	0	1 V _{pp}	and
									brightness
1	1	1	1	1	1	1	1	1.2 V _{pp}	(BRTADJ) at minimum

Subaddress 16h

			PK	LB	Peak Level	Blue			
D7	D6	D5	D4	D3	D2	D1	D0	peak to peak output voltage of the OUT2 channel	Note
0	0	0	0	0	0	0	0	0.3 V _{pp}	values refer
									to contrast (CONADJ)
1	1	0	0	0	0	0	0	1 V _{pp}	and
									brightness
1	1	1	1	1	1	1	1	1.2 V _{pp}	(BRTADJ) at minimum

Subaddress 17h

M	Δ Τ	RGB Matrix Select	
D7	D6	selects the RGB matrix coefficients for YUV to RGB conversion	
0	0	EBU- Matrix	
0	1	NTSC-Japan Matrix	
1	0	NTSC-USA Matrix	
1	1	(reserved)	

I2C Bus

BGY	Background Color Y
D5-D4	adjusts the Y background color component the values gives the two MSBs of the Y background signal

FRY	Frame Color Y
D3-D0	adjusts the Y frame color component the value gives the 4 MSBs of the Y frame signal

Subaddress 18h

OUTFOR	Output Format
D7	switches between RGB output and YUV output
0	RGB output signals, matrix active
1	YUV output signals

UVPOLAR	UV Polarity
D6	switches between UV or inverted UV output, has no influence in RGB mode
0	+U / +V output
1	-U / -V output

BGU	Background Color U
D5-D4	adjusts the U background color component the values gives the two MSBs of the U background signal

FRU	Frame Color U
D3-D0	adjusts the U frame color component the value gives the 4 MSBs of the U frame signal

Subaddress 19h

BGFRC	Background Frame Color
D6	selects background color table or frame color table for background color
0	background color according to BGY, BGU, BGV
1	background color according to FRY, FRU, FRV

BGV	Background Color V
	adjusts the V background color component the values gives the two MSBs of the V background signal

FRV	Frame Color V
	adjusts the V frame color component the value gives the 4 MSBs of the V frame signal

Subaddress 1Ah

SATADJ			Color Saturation Adjustment		
D7	D6	D5	D4	D4 adjusts the color saturation in steps of x/8	
0	0	0	0	no color	
1	0	0	0	nominal saturation	
1	1	1	1	1.875 times saturation	

YPEAK		(Y Peaking Adjustment		
D3	D2	D1	adjusts luminance peaking		
0	0	0	no peaking		
0	1	1	commended value		
1	1	1	strongest peaking		

YCOR	Y Coring Enable	
D0	suppresses noise introduced by peaking	
0	coring off	
1	1LSB coring	

Subaddress 1Bh

XDSCLS			XDS Class Select			
D7	D6	D5	D4	D4 D3 Closed Caption XDS-Primary Filter (Class)		
0	0	0	0	0	transparent, no filtering	
1	Х	Х	Х	Х	'Current' class selected	
Х	1	Х	Х	Х	X 'Future' class selected	
Х	Х	1	Х	Х	'Channel' class selected	
Х	Х	Х	1	Х	'Miscellaneous' class selected	
Х	Х	Х	Х	1	'Public Services' class selected	

XDSTPE		Ε	XDS Type Select			
D2	D1	D0	XDS-Secondary Filter Type	WSS field	Note	
0	0	0	all	no filtering	0	behavior of
0	0	1	05h	program rating	1	these bits depends
0	1	0	01h, 04h	time information only	0/1	on selected
0	1	1	40h	out of band only	0/1	data-
1	0	0	01h, 02h, 03h, 04h, 0Dh, 40h	VCR information	0/1	service
1	0	1	01h, 04h, 05h	time information and program rating	0/1	
1	1	0	05h, 40h	out of band and program rating	0/1	
1	1	1	01h, 02h, 03h, 04h, 05h, 0Dh, 40h	VCR information and program rating	0/1	

Subaddress 1Ch

UVSEQ	UV Sequence
D7	changes the UV multiplex sequence (valid only if YUVSEL='1')
0	U and V are correct
1	U and V are exchanged

MPIPBG	Multi-PIP Background
D6	selects the background color for multi-PIP mode
0	black (8 IRE)
1	same as background color

SERVICE	Data Service Select						
D5	selects data service for slicing						
0	Closed Caption						
1	Widescreen Signalling (WSS)						

SEL	LNR	Select Line Number			
D4	D3	line number of data service field 0 (field1)	remark		
0	0	[NTSC] 20 (283), [PAL M] 17 (280)	WSS		
0	1	[NTSC] 21 (284), [PAL M] 18 (281)	Closed Caption		
1	0	[PAL B/G] 22 (329)	Closed Caption		
1	1	[PAL B/G] 23 (330)	WSS		

IRQCON			Interrupt Request Pin Configuration			
D2	D1	D0	output of INT pin is:	remark		
0	0	0	tri-state (high-Z)			
0	0	1	interrupt, when new data received pulse length is approximately 2			
0	1	0	interrupt, when new data received (neg. polarity)			
0	1	1	equivalent to DATAV for both registers (pos. polarity)			

IRQCON			Interrupt Request Pin Configuration			
D2	D1	D0	output of INT pin is:	remark		
1	0	0	equivalent to DATAV for both registers (neg. polarity)			
1	0	1	inset V-pulse (50ns)	pulse length is 50ns		
1	1	0	inset field	high=first field, low = second field		
1	1	1	inset clamping pulse	only for test purpose		

Subaddress 1Dh

PALIDL2	PAL/NTSC identifikation level 2
D5	sensitivity of identification of PAL/NTSC signals
0	1/2 or 1/4
1	1/8 or 1/16

PALIDL1		PAL/NTSC identifikation level 1						
D4	D3	sensitivity of identification of PAL/NTSC signals						
0	0	+ 0						
0	1	+ 32						
1	0	+ 64						
1	1	+ 128						

PIPBLK	PIP Blank							
D2	blanks the picture by setting it to background color							
0	no blank							
1	blanks the PIP							

PALIDL	PAL ID Level						
D0	sensitivity of identification of PAL/NTSC signals						
0	high rejection of PAL/NTSC						
1	low rejection of PAL/NTSC						

I2C Bus

Subaddress 1Eh

POSOFV			Position Offset Vertical			
D7	D6	D5	vertical position offset in steps of 4 lines			
1	0	0	-16 lines			
0	0	0	0 lines			
		•••				
0	1	1	+12 lines			

POSOFH					Position Offset Horizontal
D4	D3	D2	D1	D0	horizontal position offset in steps of 16 pixel
1	0	0	0	0	-256 pixel
0	0	0	0	0	0 pixel
0	1	1	1	1	+240 pixel

Subaddress 1Fh

VSHRNK					Vertical Shrink	
D4	D3	D2	D1	D0	changes the vertical size in steps of 2 lines	Note
0	0	0	0	0	no shrink, picture size according to SIZEVER	max. usable value
						depends on SIZEVER
1	1	1	1	1	max. possible shrink	SIZEVEIX

Subaddress 20h

HSHRNK					Horizontal Shrink	
D4	D3	D2	D1	D0	changes the horzontal size in steps of 4 pixel	Note
0	0	0	0	0	no shrink, picture size according to SIZEHOR	max. usable value
						depends on SIZEVER
1	1	1	1	1	max. possible shrink	OIZE V LIX

Subaddress 21h

DWCOR	test only
D3	
0	(reserved)
1	normal operation

PKBOOST	Peaking Boost
D2	influences peaking of YPEAK (A2h)
0	use normal peaking values
1	double peaking values

CLP	LEN		Clamping Puls	se Length
D1	D0	clamping pulse length	Blanking Duration	Note
0	0	5us	10.5 us	the clamping pulse length and
0	1	3.75us	7.9 us	the blanking is also influenced by the setting of READD and
1	0	2.5us	5.2 us	HZOOM
1	1	1.25us	2.6 us	

I2C Bus

Subaddress 28h

FRMMD	Frame Mode Indication
D7	PIP displays field or frame mode
0	field mode, one field is repeated twice
1	frame mode, both fields are displayed

PIPSTAT	PIP Status
D6	indication of visibility of PIP, corresponds to PIPON
0	PIP off
1	PIP on

SYNCST Inset Synchronization Status		Inset Synchronization Status
D5	D4	inset synchronization PLL is
0	0	not locked to CVBS signal
0	1	
1	0	locked to CVBS signal (60 Hz)
1	1	locked to CVBS signal (50 Hz)

CKSTAT	Color Killer Status
D3	chroma is
0	off
1	on

STDET			Standard Detection
D2	D1	D0	detected color standard
0	0	0	nonstandard or standard not detected
0	0	1	NTSC-M
0	1	0	PAL-M
0	1	1	NTSC44
1	0	0	PAL60
1	0	1	PAL-N
1	1	0	SECAM
1	1	1	PAL-B/G

Subaddress 2Ah

DATAA	First Data Byte
D7-D0	first word of sliced data, D7 = MSB, D0 = LSB

Subaddress 2Bh

DATAB	Second Data Byte
D7-D0	second word of sliced data, D7 = MSB, D0 = LSB

Subaddress 2Ch

PALDET	PAL identification
D7	PAL identifikation (algorithm B)
0	not PAL
1	PAL

DEVICE		Device Identification	
D5	D4	Micronas PIP IC	
0	0	SDA 9488X (PIP IV Basic)	
0	1	SDA 9489X (PIP IV Advanced)	
1	0	SDA 9588X (OCTOPUS)	
1	1	SDA 9589X (SOPHISTIUS)	

6-67

Micronas

PRNSTD	Parent Standard Detection		
D3	status of parent (display) standard detection		
0	60Hz field frequency detected		
1	50Hz field frequency detected		

PALID	PAL Identification			
D2	identification of PAL signal (algorithm A)	Note		
0	NTSC signal	not valid if STDET= '000'		
1	PAL signal			

DATAV	Data Valid		
D1 new data indication, used for data flow control (polling mode)			
0	data read via I ² C or no data available		
1	new data received and available in DATAA and DATAB		

SLFIELD	Sliced Data Field Number		
D0	DATAA and DATAB are from		
0	first field		
1	second field		

Subaddress 2Eh

SCMREL		Secam rejection level
D7	D6	
0	0	320
0	1	384
1	0	352
1	1	1024

SCMIDL		-	SECAM identifikation level
D5	D4	D3	
0	0	0	128
0	0	1	64
0	1	0	96
0	1	1	80
1	0	0	70
1	0	1	76
1	1	0	84
1	1	1	90

SCCDIV	Secam Divider			
D2				
0	divide by 4			
1	divide by 2			

BELLIIR	Bellfilter adjustment	
D0		
0	17/64	
1	12/64	

Subaddress 2Fh

PALINC1	PAL increment 1			
D7	PAL/NTSC identification			
0	+3			
1	+2			

PALINC2	PAL increment 2			
D6	PAL/NTSC identification			
0	-1			
1	-2			

LOCKSP		Locking speed			
D5	D4	Duration Of Chroma PLL Search			
0	0	25 fields			
0	1	20 fields			
1	0	17 fields			
1	1	15 fields			

SECACCL		L	Secam acceptance level
D3	D2	D1	
0	0	0	100
0	0	1	84
0	1	0	64
0	1	1	32
1	0	0	70
1	0	1	76
1	1	0	90
1	1	1	(reserved)

SECACC	Secam acceptance		
D0			
0	disabled		
1	enabled		

6-70

Subaddress 30h

ADLCK	Additional lock-detection
D7	
0	do not use lock signal
1	use lock-signal

ADLCKSEL	Additional lock-detection selection
D6	
0	PALID
1	PALDET

ADLCKCC	Additional lock-detection color-killer
D5	
0	do not use lock signal
1	use lock-signal

CLRANGE		Chroma lock-range		
D4	D3			
0	0	+/- 425 Hz		
0	1	+/- 463 Hz		
1	0	+/- 505 Hz		
1	1	+/- 550 Hz		

NADJ			Notch Adjustment
D2	D1	D0	color-carrier notch adjustment
0	0	0	broadest notch
1	1	1	steepest notch

Subaddress 31h

NSRED			Noise reduction for horizontal PLL
D7	D6	D5	
0	0	0	1/16
0	0	1	1/8
0	1	0	1/4
0	1	1	1/2
1	0	0	1
1	0	1	2
1	1	0	4
1	1	1	8

SLLTHD		Slicing level threshold H	
D4	D3		
0	0	no offset	
0	1	adaptive negative (limited to +/- 4)	
1	0	adaptive positive (limited to +/- 4)	
1	1	adaptive positive (limited to +/- 8)	

ISHFT		I-adjustment for horizontal PLL	
D2	D1		
0	0	*1	
0	1	*2	
1	0	*4	
1	1	*8	

ENLIM	Enable limiter	
D0		
0	disabled	
1	enabled	

Subaddress 32h

DETECT5060	Detection of 50 and 60 Hz signals	
D7		
0	immediately	
1	delayed	

VTHRL50	Vertical window noise suppression opening 50Hz		
D6-D0		Note	
0000000	opening in first line	Opening=4*VTHRL50	
1111111	opening in line 508		

Subaddress 33h

BCOROFF	Blanklevel Coring Off	
D7	Blanklevel generation coring (for sync-tip clamping only)	
0	coring on	
1	coring off	

Micronas 6-73

VTHRL60	Vertical window noise suppression opening 60Hz		
D6-D0		Note	
0000000	opening in first line	Opening=4*VTHRL60	
1111111	opening in line 508		

Subaddress 34h

VTHRH60	Vertical window noise suppression closing 60Hz			
D7-D4	Note			
0000	closing in line 262	Closing=262+4*VTHRH60		
1111	closing in line 262+60			

VTHRH50	Vertical window noise suppression closing 50Hz		
D3-D0		Note	
0000	closing in line 312	Closing=312+4* <i>VTHRH50</i>	
1111	closing in line 312+60		

Subaddress 35h

CLMPSTGY	Clamping strategy	
D7		
0	back-porch clamping	
1	sync-tip-clamping	

SLLTHDVP	Slicing Level Threshold V polarity	
D6		
0	positive	
1	negative	

Micronas 6-75

SLLTHDV		V	Slicing Level Threshold V
D5	D4	D3	
0	0	0	no offset
0	0	1	4
0	1	0	8
0	1	1	12
1	0	0	(reserved)
1	0	1	adaptive (limited to +/- 4)
1	1	0	adaptive (limited to +/- 8)
1	1	1	adaptive (limited to +/- 12)

VFLYWHLMD Vertical Flywheel Mode		Vertical Flywheel Mode	
D2	D1		
0	0	check for correct standard	
0	1	3 lines deviation allowed	
1	0	4 lines deviation allowed, no check for interlace	
1	1	5 lines deviation allowed, no check for interlace	

VFLYWHL	Vertical Flywheel	
D0		
0	disabled	
1	enabled	

Subaddress 36h

FLNSTRD		Force line standard at CVBS/RGB frontend
D7	D6	
0	0	automatic
0	1	force 50Hz
1	0	force 60 Hz
1	1	(reserved)

CLMPCHARY		Clamping characteristic Y/CVBS	
D5	D4	characteristic of clamping error vs. clamping current	
0	0	high gain	
0	1	medium gain 1	
1	0	medium gain 2	
1	1	low gain	

VDETIFS	Vertical Detection Slope		
D3			
0	normal		
1	slow		

VDETITC	Vertical Detection Integration Time Constant			
D2				
0	long			
1	short			

VI	_P	Lowpass for vertical sync-separation
D1	D0	
0	0	none
0	1	weak
1	0	medium
1	1	strong

Subaddress 37h

LATENCY		Clamping Latency
D7	D6	additional idle-states
0	0	0
0	1	2
1	0	4
1	1	6

FILTBRST	Burst filter for Y/CVBS ADC		
D5			
0	disabled		
1	enabled		

CLMPIST	Start of clamping pulse				
D4-D0		Note			
00000	0.5 μs	START=0.5μs+ <i>CLMPIST</i> *0.25μs			
11111	8.25 μs				

Micronas 6-78

Pin Description

7 Pin Description

pin	schematic	remark
1 (XIN) 2 (XQ)	XIN VDD VDD XQ	crystal oscillator, input can be used for external clocking
3 (HSP) 4 (VSP)	HSP VSP VSP	schmitt-trigger input with high hysteresis, for best jitter performance use pulses with steep slopes
5 (SDA) 6 (SCL)	SDA SOL Slope control	low-side driver not used for SCL, slope of acknowledge is limited
9 (I2C)	VDD A	I2C address selection, only static switch supported

Micronas 7-79

Pin Description

pin	schematic	remark
10 (INT)	VDD INT	
11 (IN1) 12 (IN2) 13 (IN3)	VDD NN NN NN NN NN NN NN NN NN NN NN NN N	clamped RGB/YUV video inputs, if not used let open or connect with 10nF to ground
14 (FSW)	FSW	fast switch input
15 (SEL)	SEL SEL	low-side driver can be disabled (open source mode)

Micronas 7-80

Pin Description

pin	schematic	remark
16 (OUT3) 17 (OUT2) 18 (OUT1)	ОЛТ1 ОЛТ2 ОЛТ3	RGB/YUV video outputs
21 (VREFH) 25 (VREFL) 27 (VREFM)	VDD VDD VDD VREFM VREFL VREFL	reference voltage for ADC and DAC
24 (CVBS3) 26 (CVBS2) 28 (CVBS1)	VDD VDD CVBS1 CVBS2 CVBS3 CVBS3	clamped video inputs

Micronas 7-81

Absolute Maximum Ratings

8 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	remark
		min.	max.		
Ambient Temperature	T _A	0	70	°C	
Storage Temperature	T _{stg}	-55	125	°C	
Junction Temperature	T _j		125	°C	
Soldering Temperature	T _{sold}		260	°C	duration <10s
Input Voltage	V _i	-0.3V	V _{DD} +0.3V	1	except SDA, SCL, HSP, VSP
	V _i	-0.3	5.5	V	SDA, SCL, HSP, VSP only
Output Voltage	V_{Q}	-0.3V	V _{DD} +0.3V	1	except SDA
	V _Q	-0.3	5.5	V	SDA only
Supply Voltages	V_{DD}	-0.3	3.6	V	
Supply Voltage Differentials		-0.25	0.25	V	
Total Power Dissipation	P _{tot}		0.86	W	
Latch-Up Protection	I _{LU}	-100	100	mA	
ESD robustness	$V_{\rm ESD,HBM}$	-2000	2000	V	HBM: 1.5kΩ, 100pF

All voltages listed are referenced to ground (0V, V_{SS}) except where noted.

Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Micronas 8-82

Recommended Operating Range

9 Recommended Operating Range

Parameter	Symbol	Symbol Limit Values				Remark
		min.	typ.	max.		
Supply Voltages	V_{DDxx}	3.15	3.3	3.45	V	
Ambient Temperature	T _A	0	25	70	°C	

Main horizontal / vertical Sync Inputs: VSP, HSP

HSP Signal Frequency	f _{PH}	15.000	15.625	16.250	kHz	1f _H mode
HSP Signal Frequency	f _{P2H}	30.000	31.250	32.500	kHz	2f _H mode
HSP Signal Frequency	f _{P2H}	11.7	25.2	48	kHz	VGA mode
HSP Signal Rise Time	t _r			100	ns	noisefree transition
HSP Signal High Time	t _{HH}	200			ns	
HSP Signal Low Time	t_LH	900			ns	
VSP Signal Frequency	f_{PV}		50/60		Hz	
VSP Signal Frequency	f _{PV}		100/120		Hz	scan rate conversion
VSP Signal High Time	t _{HV}	200			ns	
VSP Signal Low Time	t _{LV}	200			ns	

Inset Input: CVBS1, CVBS2, CVBS3

Horizontal Frequency	f_H		15.734		kHz	60 Hz input
Horizontal Frequency	f _H		15.625		kHz	50 Hz input
Amplitude of synchronization pulse	$V_{\rm sync}$		300		mV	
length of horizontal synchronization puls	t _{DH}		4.7		μs	
length of vertical synchronization puls	t _{DV}		22		μs	
chroma amplitude	A _{CHR}		300		mV	burst
Input Coupling Capacitors	C _{CLI}	2.2	10	100	nF	necessary for proper clamping
CVBS Source Resistance	R _{SRCI}		100	500	Ω	

Micronas 9-83

Recommended Operating Range

Parameter	Symbol	Limit Values			Unit	Remark		
		min.	typ.	max.				
Input Voltage Range at inputs CVBS1-3	Vi	0.5	1	1.5	V	dep. on AGC setting		
Reference Voltages: VREFL, VREFM, VREFH								

Reference Voltage Low	V_{REFL}	1.10	1.20	1.30	V	
Reference Voltage Middle	V _{REFM}	1.90	2.05	2.20	V	
Reference Voltage High	V_{REFH}	3.15	3.3	V_{DDA1}	V	

RGB/YUV Switch:IN1,IN2,IN3,FSW

Input Coupling Capacitors	C _{CLS}	2.2	10	100	nF	necessary for proper clamping
Source Resistance	R _{SRCS}		100	500	Ω	
Input Voltage Range at inputs IN1-3	V _{IS}	0.3	1	1.6	V	
Input Voltage Range at inputs FSW	V _{IF}	0.3	1	1.6	V	

I²C Address: I2C

Input Voltage Range for Address	V _{SA1}	0	0.8	V	
Input Voltage Range for Address	V _{SA2}	2.8	V_{DDD}	V	

Fast I²C Bus (All values are referred to min(V_{IH}) and max(V_{IL})) This specification of the bus lines need not be identical with the I/O stages specification because of optional series resistors between bus lines and I/O pins.

SCL Clock Frequency	f _{SCL}	0	400	kHz	
Inactive Time Before Start Of Transmission	t _{BUF}	1.3		μs	
Set-Up Time Start Condition	t _{SU;STA}	0.6		μs	
Hold Time Start Condition	t _{HD;STA}	0.6		μs	
SCL Low Time	t _{LOW}	1.3		μs	

Recommended Operating Range

Parameter	Symbol	Limit Values			Unit	Remark
		min.	typ.	max.		
SCL High Time	t _{HIGH}	0.6			μs	
Set-Up Time DATA	t _{SU;DAT}	100			ns	
Hold Time DATA	t _{HD;DAT}	0		0.9	μs	
SDA/SCL Rise/Fall Times	t _R , t _F	20+\$		300	ns	\$=0.1C _b /pF
Set-Up Time Stop Condition	t _{SU;STO}	0.6			μs	
Capacitive Load/Bus Line	C _b			400	pF	

I²C Bus Inputs/Output: SDA, SCL

High-Level Input Voltage	V _{IH}	3V		5.5V	1	also for
Low-Level Input Voltage	V_{IL}	-0.25V		1.5	V	SDA/SCL input stages
Spike Duration At Inputs		0	0	50	ns	
Low-Level Output Current	I _{OL}			6	mA	

Digital To Analog Converters (7-bit):OUT1, OUT2, OUT3

Load resistance	R_L	10		kΩ	
Load capacitance	C _L		30	pF	

Crystal Specification: XIN, XQ

Frequency	f _{xtal}	20.248	20.25	20.252	MHz	deviation outside this range will cause color decoding failures
Maximum Permissible Frequency Deviation	Δf_{max} f_{xtal}	-100		100	10 ⁻⁶	deviation outside this range will cause color decoding failures
Recommended Permissible Frequency Deviation	$\Delta f/f_{xtal}$	-40	0	40	10 ⁻⁶	

Micronas 9-85

Recommended Operating Range

Parameter	Symbol	L	Limit Values			Remark
		min.	typ.	max.		
Load Capacitance	C _L	12	27	39	pF	
Series resonance resistance	R _s		25		Ω	
Motional capacitance	C ₁		27		fF	
Parallel capacitance	C ₀		7		pF	

In the operating range the functions given in the circuit description are fulfilled.

Micronas 9-86

Characteristics

10 **Characteristics**

(Assuming Recommended Operating Conditions)

Parameter	Symbol	L	Limit Values			Remark
		min.	typ.	max.		
Average total supply current	I _{DDtot}	180	210	240	mA	
All Digital Inputs (TTL, I ²	C)					
Input Capacitance	C _I		7		pF	
Input Leakage Current		-10		10	μΑ	incl. leakage current of SDA output stage
SEL						
High-Level Output Voltage	V _{OH}	2.4 V		V _{DD}	V	I _{OH} =-200μΑ
High-Level Output Voltage	V _{OH}	1.5V		V _{DD}	V	I _{OH} =-4.5mA
Low-Level Output Voltage	V _{OL}			0.4	V	I _{OL} =1.6mA, only valid if bit SELDOWN= 1
SW	<u>l</u>					I
Low-Level Input Voltage	V _{IL}	-0.25		0.4	V	
High-Level Input Voltage	V _{IH}	0.9		V _{DD} +0.5	V	
Delay FSW in -> SEL out			10		ns	
² C Inputs: SDA/SCL				•		•
Schmitt Trigger Hysteresis	V _{hys}	0.1	0.2	0.5	V	not tested
² C Input / Output: SDA (Reference	ed to SCL	; Open D	Orain Outpu	ıt)	
Low-Level Output Voltage	V _{OL}			0.4	V	I _{OL} =3mA
Low-Level Output Voltage	V _{OL}			0.6	V	I _{OL} =max

Micronas 10-87

Voltage

Characteristics

Parameter	Symbol	Li	mit Value	Unit	Remark	
		min.	typ.	max.		
Output Fall Time from min(V _{IH}) to max(V _{IL})	t _{OF}	20+0.1* C _b /pF		250	ns	10pF≤C _b ≤40 0pF

Analog Inputs CVBS1, CVBS2, CVBS3

CVBS Input Leakage Current	Ι _L	-100		100	nA	clamping inactive
CVBS Input Capacitance	C _I		7		pF	
Input Clamping Error	ΔCLE	-1		1	LSB	settled state
Input Clamping Current	Ī _{CLP}	43		326	μA	dependent on clamping error
max. Input Clamping Current deviation	/ _{CLPx} / / _{CLP}	-40		40	%	
Reference Voltage Difference	V _{REFH} -	0.5		1.5	V	VDDA1=3.3 V
D.C. Differential Nonlinearity	DNL	-1		1	LSB	V _{REFH} -V _{REFL} = max
Crosstalk between CVBS Inputs	СТ		-50		dB	

Digital To Analog Converters (7-bit): Outputs OUT1, OUT2, OUT3

D.C. Differential Nonlinearity	DNLE	-0.5	0.5	LSB	
Full Range Output Voltage	V _{OL}	0.3		V	CON, UAMP, VAMP, YAMP = 0
Full Range Output Voltage	V _{OH}		1.6	V	CON, UAMP, VAMP, YAMP = max

Characteristics

Parameter	Symbol	L	imit Value	es	Unit	Remark
		min.	typ.	max.		
Output Voltage	V _o	0.9	1	1.1	V	CON, UAMP, VAMP, YAMP = default, VREF = const.
Deviation of OUT1-3 (matching)	M _{CH}	-3		3	%	
Contrast Increase	ΔCON		30		%	
Output Amplitude Ratio (U _{OH} -U _{OL})/U _{OL}	ΔAMP		400		%	
Brightness Increase	ΔBRT			15	LSB	
Pedestal Level variation	ΔPED			+/- 7.5	LSB	

RGB / YUV switch; IN1, IN2, IN3

Input Voltage Range	ΔV_{I}			1.2	Vpp	
Bandwith (-3dB)	BW		25		MHz	$R_L > 10k\Omega;$ $C_L = 20pF$
Gain	G	0.9		1.1		
Gain Difference RGB	ΔG			3	%	f<4MHz
Crosstalk Between Inputs	CT _I			-45	dB	f=5MHz, (Y-UV)
Isolation (off state)	D	45			dB	f=5MHz
Clamping Level Difference at Output	ΔCLPE			15	mV	between external and internal source

Colordecoder/Synchronization and Luminance Processing

Horizontal PLL pull-in- range	$\Delta f_{H}/f_{H}$	13.3	17.4	kHz	VCR1 and VCR2
Horizontal PLL pull-in- range	$\Delta f_{H}/f_{H}$	13.3	17.4	kHz	TV1 and TV2

Characteristics

Parameter	Symbol	L	imit Value	es	Unit	Remark
		min.	typ.	max.		
Amplitude of synchronization pulse	V _{sync}	60		600	mV	AGC set to 1.2 V input signals
length of horizontal synchronization pulse	t _{DH}	1.8			μs	
length of vertical synchronization pulse	t _{DV}	22			μs	
ACC range	CR _{ACC}	-24		+6	dB	
AGC range	CR _{AGC}	-7.5		+2	dB	
Chroma PLL pull-in- range	$\Delta f_{ m SC}$		+/- 500		Hz	nominal crystal frequency
Data slicer					1	
Data level	V _D	266	350	434	mV	CC
Data height	ΔV_{D}	280	350	420	mV	CC
Eye Height	EH	26.6			%	
Co Channel Distortion	CD25			174	mV	25kHz
Co Channel Distortion	CD50			155	mV	50kHz
Max. permissible Noise	N			20	dB	

The listed characteristics are ensured over the operating range of the integratd circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at T_A = 25 °C and the given supply voltage.

Diagrams

11 Diagrams




Figure 11-1 Displaymode 0 with picture sizes 1/9 and 1/16




Figure 11-2 Displaymode 0 with picture size 1/36 and with scaling

Diagrams




Figure 11-3 Display mode 2 (3 pictures with same content) and Display mode 3 (4 pictures with same content)

Diagrams




Figure 11-4 General Application with 3 CVBS sources and Teletext-Processor




Figure 11-5 General Application with YUV source from DVD

Diagrams




Figure 11-6 Characteristic (PAL) of luminance decimation filter for different peaking factors

Diagrams




Figure 11-7 Characteristic (NTSC) of luminance decimation filter for different peaking factors

Diagrams





Figure 11-8 Characteristic of chrominance decoder filter (small, medium and narrow)

Application Circuit

12 Application Circuit



Micronas GmbH
Hans-Bunte-Strasse 19
D-79108 Freiburg (Germany)
P.O. Box 840
D-79008 Freiburg (Germany)
Tel. +49-761-517-0
Fax +49-761-517-2174
E-mail: docservice@micronas.com
Internet: www.micronas.com

Printed in Germany Order No. 6251-561-2PD All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.

98 Micronas