PRELIMINARY DATA SHEET

SDA 9380-B21 EDDC Enhanced Deflection Controller and RGB Processor

Document Change Note

DS ¹	Date	Page	Changes compared to previous issue			
2	31.03.98		Version 02			
3	17.07.98		Document state 03 corresponds to silicon version A11			
_	23.07.98	3	block diagram changed			
	23.07.98	46	bandwidth of YUV increased (new value 30 MHz)			
	27.07.98	27	Vertical component of SCP changed (not equals internal signal VBL!)			
	07.08.98	4, 5, 6	Pin configuration changed			
	09.09.98	14, 17, 20	Description of PMW byte changed			
	14.09.98	43	SCP output level changed (supply voltage for SCP is V _{DD(MC)}			
	16.09.98	14,15	quence of I ² C control items changed, new items added			
	16.09.98	24	Bit SLBLKS added to RGB control byte 1			
	16.09.98	20	Detailed description of the I ² C item PWM control byte			
	16.09.98	25, 26	Detailed description of the items Average beam current limit characteristics, Peak drive limit, Soft clipping			
	16.09.98	34	xplanation of the items Peak dark detection top border, bottom border ft border, right border			
	18.09.98	21	C bit KILLZIP deleted, KILLZIP function remains implemented			
	18.09.98	10, 21, 39	C bit HSWID deleted			
	18.09.98	10, 21, 39	I ² C bit HSWMI added			
	18.09.98	10, 39	Positive and negative polarity of HSYNC allowed (int. normalization)			
	20.10.98	1, 3, 10, 39	18.75 kHz line frequency added			
	27.10.98	14, 31, 32	End of V-blanking also programmable by VBE if JMP=0			
	12.11.98	31	Specification of end of V-blanking component of SCP changed			
	19.11.98	21	3 MSBs of PLL control byte 1 must be 0 instead of don't care			
	24.11.98	4	Pin configuration changed			
	02.12.98	40	HSAFE input voltage at 31.25 kHz and 38 kHz specified			
	04.12.98	40	VREFP, VREFH, VREFL are internal reference voltages			
	04.12.98	39	Input BSOIN, delay t _{D2} changed from 30 lines to 42 lines			
	04.12.98	15	Default value of saturation control changed form 0 to -12			
	18.01.99	19	I ² C bus bits NR, NL2NL0 of Vertical sync byte control deleted			
	21.01.99	1, 7, 11	Text changed because the vertical noise reduction has been removed			
	21.01.99	11	Remark for switching to external clock mode added			
	22.01.99	5, 6	Pin description changed			
	05.02.99	7, 8	Description of Black Switch Off (BSO) changed			
	26.02.99	37	VSS, SUBST total voltage differentials added			
	15.03.99	2, 14, 46	Higher resolution of D/A output (6 bit -> 8 bit), INL changed (1 -> 2 LSB)			
	15.03.99	15, 43	Contrast setting with resolution of 8 bit instead of 6 bit			
	15.03.99	15, 44	Brightness setting with resolution of 8 bit instead of 6 bit			
	16.03.99	43	NTSC/US matrix changed			

Micronas i 2001-05-03

DS ¹	Date	Page	Changes compared to previous issue			
	24.03.99	46	DAC output D/A: DNL changed from +-0.5 LSB to +-1 LSB			
	29.03.99	22	IIC bus: ABLTCS1, 0 added			
	29.03.99	25	IIC bus: GAIN2 added, MODE changed			
-	30.03.99	26	IIC bus: Peak drive limit, bit 3 added (hidden bit for Black stretch)			
	07.04.99	38	Input BSOIN: hysteresis added			
	12.04.99	22, 25, 15	IIC bus: ABLTCS1, 0 deleted, MODE default field frequent, Tdown independent of MODE, default value for IIC reg. 27h set to -64			
	13.04.99	12	18.75kHz only possible with internal clock generation			
	19.04.99	45, 46	C bus specification completed			
	19.04.99	48	Hysteresis of H35K, H38K adjusted			
	19.04.99	19	PWMC data corrected in case of PWM output is used as switch output			
	20.04.99	53	Power-on reset thresholds added			
	20.04.99	17, 28, 29, 39	default range of input IBEAM changed			
	20.04.99	17, 42	I ² C bit RDCI added for switching of DCI input range			
	28.04.99	24, 50	Delay from SVM to RGB outputs reduced			
	28.04.99	49	Min. Bandwidth of RGB outputs specified			
	29.04.99	39	Pins for reference voltages VREFP, VREFL deleted			
	29.04.99	3,4,5,27,46	New output pin PROTON added			
	29.04.99	3,4,6,30,46	New output pin VBLO added			
	11.05.99	51, 52	Application information added			
	21.05.99	15, 43	Nominal saturation changed to -11			
	31.05.99	9	Delay of BG-pulse to HSYNC in internal clock mode changed			
	08.06.99	24, 40, 41	Differential input for RGB/YUV 1 removed			
	10.06.99	30	V-blanking component of SCP corresponds with internal blanking VBL			
	24.06.99	1, 2	RGB 1 input changed to RGB/YUV1, COR feature added			
	24.06.99	5	Test pins changed			
	24.06.99	12, 54, 55	Reset modes of IIC-Registers changed, POR delay changed to 32768			
	24.06.99	6,12,38,39, 42, 46, 47, 48, 54, 55	VREFP and VREFL removed, VREFH and VREFC changed			
	24.06.99	40, 51, 52	External capacitances of the quartz oscillator changed to 15pF			
	24.06.99	40, 41	YUV and RGB inputs bias voltages added			
	24.06.99	43	Nominal value of saturation changed			
	24.06.99	46, 47	DAC outputs (E/W, D/A, VD+, VD-) changed			
	24.06.99	50	SVM output: black level added			
	24.06.99	54	POR levels changed			
	28.06.99	12, 58	Text RGB processing, diagrams black stretch and soft clipping added			
	29.06.99	8	Second paragraph changed (protection circuit)			
	30.06.99	29	Equations of Vertical EHT compensation changed			

DS ¹	Date	Page	Changes compared to previous issue			
	30.06.99	30	Equations of Horizontal and AFC EHT compensation changed			
	09.07.99	38, 39	Minimum ambient temperature at operating changed from -20 to 0 °C			
	09.07.99	21	Bit position 6 of PLL control byte 0 must be set to 0			
	19.07.99	55	diagrams of BSO modes added			
	16.08.99	20	PWM control: amplitude of V-parabola reduced			
4	29.09.99		Document state 04 corresponds to silicon version B11			
	29.09.99	41	YUV input levels for HDTV added			
	29.09.99	23, 41	Low level Y0 input added			
	26.10.99	46	High level input voltage of I ² C bus changed to 0.75*V _{DD(D)}			
	15.11.99	42	Second value of V _{clampY} in case of differential input deleted			
	18.11.99	7, 38, 49, 52, 53	HD output changed to open drain			
	19.11.99	50	Tolerances for black levels added (offset regulation)			
	19.11.99	39	Tolerances for supply voltages decreased			
	22.11.99	16, 26, 27	IIC bit YLL moved to reg. 22h, SW and RDCI moved to reg. 29h			
	22.11.99	23	IIC bits IN1NOM and IN2NOM added			
	06.12.99	1, 13, 15, 16, 55, 56	Control item Extreme corner pin correction at subaddress 0Eh added em D/A moved to subaddress 30h			
	06.12.99	47	nput leakage current of all inputs specified			
	13.12.99	26	ABL: Time constants changed			
	17.12.99	26	ABL: Up time constants changed			
	21.01.00	4, 5, 52	Pin X1 and X2 exchanged			
	26.01.00	47	SCP output High level and blanking level changed			
	11.02.00	7	Last paragraph regarding soft start adapted			
	11.02.00	22	rring 4 of previous edition deleted, warning 5 changed (now no. 4)			
	11.02.00	39	Any rise time of the supply voltages is allowed			
	10.03.00	49	Minimum value of maximum RGB output voltage changed			
	29.03.00	20	PWM control byte: specification of V-parabola amplitude changed			
5	29.05.00		Document state 05 corresponds to silicon version B12			
	29.05.00	3	block delay moved between the blocks brightness and blue stretch			
	29.05.00	43	Min./Max. values of matrices removed			
	29.05.00	44	Min./Max. values of black level stretch changed			
	29.05.00	47	Output LOW and output HIGH value of D/A changed			
	29.05.00	1, 7, 13, 21	Specified H-frequency range of 15 to 19kHz added			
	05.07.00	52	Circuit at DCI input changed			
	05.07.00	34	Explanation of average beam current limit added			
6	25.08.00		Document state 06 corresponds to silicon version B21			
	18.08.00	39	Positive-going of BSOIN upper threshold increased by 50mV			
	25.08.00	44	Brightness control range changed, nom. brightness removed			

DS ¹	Date	Page	Changes compared to previous issue
	25.08.00	49	Nominal brightness and measurement levels changed
	28.08.00	44	Black stretch level shift changed
	28.08.00	50	Foot note 1) added
	04.10.00	38	Absolute maximum rating of VDD(MC) = 9V
	04.10.00	38	Absolute maximum rating of total power dissipation = 1.28W
	04.10.00	46	Supply currents and total power dissipation specified
	04.10.00	47	DAC output D/A: LOW and HIGH value changed
	04.10.00	47	DAC output E/W: LOW and HIGH value changed
	04.10.00	48	DAC output VD+, VD-: LOW and HIGH value changed
	04.10.00	50	SVM output signal amplitude changed from 2V to 1.9V nom.
-	10.10.00	51	System overview Dig. TV 100 Hz changed
	16.10.00	3840	Pin schematic inserted
	23.10.00	36	Equations for cut-off and white-drive currents added
	25.10.00	29	Equations for Vertical EHT compensation modified
	25.10.00	30	Equations for Horizontal EHT compensation modified
	22.11.00	45	Max. input capacitance of YUV and RGB inputs specified
	22.11.00	50	Standby current specified
	22.11.00	50	Total power dissipation changed from max. 1.25W to max. 1.28W
	29.01.01	all	Infineon logo changed to Micronas
	03.05.01	43	BSOIN, Upper threshold decreased by 25mV
	03.05.01	51	DAC Output D/A, DAC Output HIGH changed from 2.98V to 3.00V
	03.05.01	51	DAC Output E/W, DAC Output LOW changed from 0.64V to 0.65V
	03.05.01	51	DAC Output E/W, DAC Output HIGH changed from 2.48V to 2.50V
	03.05.01	53	SVM output signal amplitude (peak-to-peak value) changed from 1.9V to 1.85V

^{1)...} DS = Document state

Data Classification

Maximum Ratings

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Recommended Operating Conditions

Under this conditions the functions given in the circuit description are fulfilled. Nominal conditions specify mean values expected over the production spread and are the proposed values for interface and application. If not stated otherwise, nominal values will apply at T_A =25°C and the nominal supply voltage

Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit.

Contents

1	General description	. 1
2	Features	. 1
2.1	Deflection	. 1
2.2	RGB Video	. 2
3	Block diagram	. 3
4	Pin configuration	. 4
4.1	Pin description	. 5
5	System description	. 7
5.1	Functional description	. 7
5.1.1		
5.1.2	5 1 3	
5.2	Circuit description	
5.3	Reset modes	
5.4	Frequency ranges	
5.5 5.5.1	I ² C-Bus control	
5.5.1 5.5.2		
5.5.3		
5.5.4		
5.5.5	Explanation of some control items	.29
6	Pin schematic	39
7	Absolute maximum ratings	42
8	Recommended operating conditions	43
9	Characteristics (assuming recommended operating conditions)	50
10	Application information	55
10.1	System overview Dig. TV 100Hz	55
10.2	System overview multisysnc deflection	55
10.3	Application circuit diagram	56
11	Waveforms	57
11.1		
11.2	Black Switch-Off diagram	57
11.3		
11.4	Standby mode, RESN diagram	60
11.5	Function of H.V protection	61

12	Package outlines	63
11.7	7 Soft Clipping diagram	62
11.6	Black Stretch diagram	62

General description

1 General description

The SDA 9380 is a highly integrated deflection controller and RGB video processor for CTV receivers with 15 to 19kHz or 31 to 38kHz line frequencies. The deflection component controls among others an horizontal driver circuit for a flyback line output stage, a DC coupled vertical saw-tooth output stage and an East-West raster correction circuit. All adjustable output parameters are I²C-Bus controlled. Inputs are HSYNC and VSYNC. The HSYNC signal is the reference for the internal clock system which includes the $\Phi1$ and $\Phi2$ control loops.

The RGB processor has two YUV/RGB inputs and one RGB input. One YUV/RGB input and the RGB input are for SVGA and text/OSD with fast blanking. The RGB output stage has two control loops for cut off and white level with halt capability in vertical shrink modes. An overall Y output and an adjustable delay of the RGB outputs related to this signal are suitable for a scan velocity modulation circuit.

The supply voltages of the IC are 3.3V and 8V. It is mounted in a P-MQFP package with 64 pins.

2 Features

2.1 Deflection

- · No external clock needed
- Φ1 PLL and Φ2 PLL on chip
- Standard line frequencies for NTSC and PAL
- 18.75kHz line frequency for 625 lines/60 Hz
- Doubled line frequencies for NTSC and PAL, MUSE standard, DTV standard
- Also suitable for VGA, Macintosh (35kHz) and SVGA standard (38kHz, 800*600*60Hz)
- Automatic switching between 31, 35 and 38kHz in Monitor mode with 2 digital outputs for controlling B+ and 1 analog input to keep watch on it
- I2C-Bus alignment of all deflection parameters
- All EW-, V- and H- functions
- Picture width and picture height EHT compensation
- Dynamic PH EHT compensation (white bar)
- Compensation of H-phase deviation (e.g. caused by white bar)
- Upper/lower EW-corner correction separately adjustable
- Extreme EW-corner correction (coefficient of sixth order) for super flat tubes
- V-angle and V-bow correction
- Two special control items for vertical zoom/shrink and scroll function with absolutely correct tracking of the E/W and HD-output signals
- No re-adjustment of E/W after changing vertical S-correction and linearity needed
- H-frequent PWM output signal for generating an adjustable vertical frequent parabola or a constant pulse width, selectable by I²C
- H- and V-blanking time adjustable
- Partial overscan adjustable to hide the cut off control measuring lines in the reduced scan modes
- Self adaptation of V-frequency / number of lines per field between 192 and 680 for each possible line frequency
- Selectable Black Switch-Off behaviour via I²C-Bus

Features


- Protection against EHT run away (X-rays protection)
- Protection against missing V-deflection (CRT-protection)
- D/A ouput with 8 bit resolution for general purpose
- Digital output for general purpose, controlled by I²C-Bus
- Selectable softstart of the H-output stage

2.2 RGB Video

- Two universal YUV/RGB inputs and one RGB input, one YUV/RGB and RGB input with fast blanking capability
- One fast blank input with contrast reduction capability
- Switchable color difference matrix for PAL/SECAM, NTSC(U.S.), NTSC(Japan) and HDTV
- Common saturation, brightness and contrast control for all three input channels possible
- Cut off and white level control loop
- Halt command for white level control loop to switch off the white level reference lines in vertical shrink mode
- Black stretching of non-standard input signals
- Selectable blue stretch circuit shifting white towards light blue
- Peak drive limiter with soft clipping, adjustable per I²C
- Average beam current limiter, adjustable per I²C
- Luminance output signal SVM for scan velocity modulation; adjustable delay from SVM to the RGB outputs


Block diagram

3 Block diagram



Pin configuration

4 Pin configuration



Pin configuration

4.1 Pin description

Pin No.	Name	Туре	Description		
1	CLKI	I/TTL	Input for external line locked clock *)		
2	X2	Q	Reference oscillator output, Crystal		
3	X1	1	Reference oscillator input, Crystal		
4	CLEXT	I/TTL	Switching between internal (L) and external clock (H) *)		
5	TEST	I/TTL	Switching between normal operation (TEST=L) and test mode (TEST=H: pins 4, 12, 13, 14, 15, 17, 49, 50, 63, 64 are additional test pins)		
6	SUBST	S	Substrate pin, has to be connected to ground whenever a power supply or signal is applied		
7	RESN	I/TTL	Reset input, active Low		
8	SCL	I	I ² C Bus clock		
9	SDA	IQ	I ² C Bus data		
10	VDD(D)	S	Digital supply		
11	VSS(D)	S	Digital ground		
12	HD	Q	Control signal output for H driver stage (open drain)		
13	H35K	Q/TTL	Goes High when frequency of HSYNC is about 35kHz or more		
14	H38K	Q/TTL	Goes High when frequency of HSYNC is about 38kHz		
15	PWM	Q/TTL	Pulse width modulated control signal output		
16	VSYNC	I/TTL	V-sync input		
17	FH1_2	I/TTL	Switching between 1f _H mode (L) and 2f _H mode (H)		
18	HSYNC	I	HSYNC input (CLEXT=H: TTL; CLEXT=L: analog) *)		
19	VDD(A1)	S	Analog supply		
20	VSS(A1)	S	Analog ground		
21	Ф2	I	ine flyback for H-delay compensation		
22	VDD(A2)	S	Analog supply		
23	VSS(A2)	S	Analog ground		
24	E/W	Q	Control signal output for East-West raster correction		
25	D/A	Q	Output of an I ² C Bus controlled DC voltage		
26	VD+	Q	Control signal output for DC coupled V-output stage		
27	VD-	Q	Like VD+		
28	VDD(A3)	S	Analog supply		
29	VSS(A3)	S	Analog ground		
30	VPROT	I	Watching external V-output stage (input is the V-saw-tooth from feedback resistor)		
31	HPROT	ı	Watching EHT (input is e.g. H-flyback)		
32	HSAFE	I	Watching B+ when frequency of HD has to be decreased		
33	BSOIN	I	Input for starting Black Switch-Off		
34	IBEAM	I	Input for a beam current dependent signal for stabilization of width, height and H-phase		
35	PROTON	Q/TTL	Protection on (goes High after response of H- or V-protection)		

Pin configuration

Pin No.	Name	Туре	Description			
36	VREFH	IQ	Reference voltage			
37	VBLO	Q/TTL	Vertical blanking output			
38	VREFN	IQ	Ground for VREFH			
39	VREFC	I	Reference current input			
40	DCI	I	Dark current input for cut off and white level control			
41	VDD(A4)	S	Analog supply			
42	Y/R 0	I	Luminance or R input			
43	U/G 0	I	U signal or G input			
44	V/B 0	I	V signal or B input			
45	VSS(A4)	S	Analog ground			
46	R/Y 1	I	First R or Y input for insertion			
47	G/U 1	I	First G or U input for insertion			
48	B/V 1	I	First B or V input for insertion			
49	FBL1	I	Fast blanking input for RGB1			
50	FBL2	I	Fast blanking input for RGB2			
51	R2	I	Second R input for insertion			
52	G2	I	Second G input for insertion			
53	B2	I	Second B input for insertion			
54	VDD(MC)	S	Analog supply for RGB output stage			
55	ROUT	Q	R output			
56	GOUT	Q	G output			
57	BOUT	Q	B output			
58	SCP	Q	Blanking signal with H- and color burst component (V-component selectable by I ² C Bus)			
59	VSS(MC)	S	Analog ground for RGB output stage			
60	SVM	Q	Luminance output for scan velocity modulation circuit			
61	VDD(D)	S	Digital supply			
62	VSS(D)	S	Digital ground			
63	SSD	I/TTL	Disables softstart			
64	SWITCH	Q/TTL	Output of an I ² C Bus controlled switch (register 00, bit SW)			

^{*)} The external clock mode can not be used with 18.75, 33.75kHz, 35kHz and 38kHz line frequency.

5 System description

5.1 Functional description

5.1.1 Deflection controller

The main input signals are HSYNC with a frequency range of about 31 to 38kHz and VSYNC with vertical frequencies of 50 to 120 Hz. When connecting pin FH1_2 with Low level a line frequency of 15 to 19kHz is suitable.

For displaying computer signals horizontal frequencies up to 38 kHz can be processed.

In the selectable Monitor mode the adaptation to the input frequency in the range of 31.25 to 38kHz is done automatically. Two output pins (H35K and H38K) for controlling e.g. the supply voltage of the line output stage indicate the frequency of HSYNC. When the H-frequency is increasing, these outputs are stable until the frequency of HSYNC appears on the output HD (see 11.1). In case of decreasing H-frequency they are changed immediately to flag the new detected frequency but change of the PLL frequency will be not allowed until the supply voltage of the H-output stage (B+) is decreased. Pin HSAFE is used to watch B+.

The output signals control the horizontal as well as the vertical deflection stages and the East-West raster correction circuit.

The H-output signal HD (open drain output) compensates the delays of the line output stage and its phase can be modulated vertical frequent to remove horizontal distortions of vertical raster lines (V-Bow, V-Angle). Time reference is the middle of the front and back edge of the line flyback pulse. A positive HD pulse switches off the line output transistor. Maximal H-shift is about 2.25 μ sec for $f_H=31$ kHz.

Picture tubes with 4:3 or 16:9 aspect ratio can be used by adapting the raster to the aspect ratio of the source signal.

The V-output saw-tooth signals VD- and VD+ controls a DC coupled output stage and can be disabled. Suitable blanking signals are delivered by the IC.

The East-West output signal E/W is a vertical frequent parabola of 6th order, enabling an extreme corner correction for super flat tubes. The common corner correction realised with coefficients of fourth order, is separately adjustable for the upper and lower part of the screen.

The pulse width modulated horizontal frequent output signal PWM has two options. A vertical frequent parabolic function or a constant pulse width in each line, selectable by I²C, is available. After external integration the parabola may be used for vertical dynamic focusing rsp. the DC voltage for adjustment of H-offset or rotation.

The output D/A delivers a variable DC signal and an I²C Bus controlled digital output is available for general purpose.

The picture width and picture height compensation (PW/PH Comp) processes the beam current dependent input signal IBEAM with effect to the outputs E/W and VD to keep width and height constant and independent of brightness.

The alignment parameter AFC EHT Compensation enables to adjust the influence of the input signal IBEAM on the horizontal phase.

The selectable start up circuit controls the energy supply of the H-output stage during the receiver's run up time by smooth decreasing the line output transistors switching frequency down to the normal operating value (softstart). HD starts with about 1.7 times the line frequency and converges

within 85ms to its final value. The high time is kept constant. The normal operating pulse ratio H/L is either 45/55 or 40/60 (selectable by I²C). A watch dog function limits an increasing of the HD period to max. +10%.

The implemented Black Switch-Off behaviour is defined by two I²C bits (BSO1, BSO0). When enabled the signal at BSOIN (e.g. the supply voltage of the line output stage) is watched. If its level does not come up to a defined threshold Black Swich-Off is started (see 11.2). At first the RGB outputs are switched to continuous blanking immediately and the vertical output signals are changed to about 115..120% overscan. After a delay of 42 lines the picture tube capacitance is discharged with a current of some mA. From now the vertical overscan rate is calculated depending on the actual voltage at BSOIN to get the desired deflection angle. Three relations are selectable by I²C. After the voltage at BSOIN is dropped down to about 20% of its initial value the output HD and the overscan calculation may stop.

The protection circuit watches an EHT reference and the saw-tooth of the vertical output stage. If the EHT succeeds a defined threshold or if the V-deflection fails (refer to 11.5) the related bit is set in the status byte and the output PROTON goes High. The output HD is deactivated (H-level) immediately independent of the selected Black Switch-Off function.

HPROT: input $V_i < V2$ continuous blanking

 V_i > V1 HD disabled V2 \leq V_i < V1 operating range

VPROT: vertical saw-tooth voltage

V_i < V1 in first half of V-period

or V_i > V2 in second half : HD disabled

The pin SCP delivers the composite blanking signal SCP. It contains burst (V_b) , H-blanking HBL (V_{HBL}) and selectable V-blanking (control bit SSC). The phase and width of the H-blanking period can be varied by I^2C -Bus. For the timing following settings are possible :

 $BD = 1 : T_{BI} = 0$


BD = 0, BSE = 0 (default value) : $T_{HBI} = t_f$ (H-flyback time)

BD = 0, BSE = 1(alignment range) $: T_{HBL} = (4 * H_blanking-time + 1) / CLL$

: T_{DBL} = (H_shift + 4 * H_blanking_phase - 2*H_blanking_time + 45) / CLL

SSC = 0 : $T_{BI} = T_{VBI}$ during V-blanking period

SSC = 1 : T_{BL} is always T_{HBL}



BG-pulse width t_b Delay to HSYNC t_{db}

54 / CLL internal clock: external clock:

(78-4*Internal_H-sync_phase)/ CLL (38-4*Internal_H-sync_phase)/ CLL

5.1.2 RGB processing

To provide an accurate biasing of the picture tube the offsets and gains of the RGB output stages are continuously adjusted by a cut off and white level control loop. Leakage, cut off and white current are measured each frame during vertical flyback at the DCI input. The position of the measurement lines is adjustable by IIC bus (see page 31). The reference currents for the cut off and white levels are adjusted by IIC bus with a 6 bit parameter for each output and a common 3 bit gain parameter. Because the video amplifiers are part of the control loops, the overall gain and offset is no more adjustable in this stage. For proper dimensioning of the video amplifiers there is an IIC status bit (CLOW), which is 0 when all offset and gain actuators of the RGB outputs are within 50% of its full range. The control loops can be switched to halt mode to switch off the measurement lines in vertical shrink mode. When the TV screen is switched on brightness and contrast ramp up in a soft start mode as soon as the cut off control loop is locked.

There are three circuits implemented for beam current limiting:

- -First there is a circuit for accurate average beam current limiting. The beam current is measured at the Ibeam input and limited by reducing first contrast and, after half contrast is reached, brightness too. All parameters (limit value, gain, up time constant and down time constant) are adjustable by IIC bus.
- -Second a peak drive limiter circuit is implemented for the higher frequency content of the video signal. It reduces contrast when a limit value is exceeded by the R, G or B video signals. Also all parameters (limit value, up time constant and down time constant) are adjustable by IIC bus.
- -Third there is a soft clipper for the very high frequency content of the video signal. It limits the R, G or B video signals according to the diagram at 11.7. Limit value and slope are adjustable by IIC bus.

The TV screen can be switched to blue by IIC bus when no video signal is available.


When the blue stretch function is activated by IIC bus, the gain of the red and green output is reduced by 17% for amplitudes more than 80% of the nominal amplitude. This shifts white towards light blue.

A black stretch function (switchable by IIC bus) stretches video signals with a black level which is higher than the clamping level towards black. Therefore the peak dark value of the video signal is stored. The height of the peak dark value determines the amount of stretch (diagram at 11.6). The screen area in which the peak dark detector is enabled is programmable by IIC bus. So it is possible to screen black borders of the picture (e.g. letter box format) which otherwise prevent the desired function of black stretch.

An overall luminance output is provided for supplying a circuit for scan velocity modulation. The delay of the RGB outputs to the luminance output is adjustable by IIC bus. So a proper alignment of the video signals and the current in the SVM coil is possible.

5.2 Circuit description

The HSYNC is reference for a numeric PLL. This PLL generates a clock which is phase locked to the incoming horizontal sync pulse and exactly 864 times faster than the horizontal frequency. The polarity of the external horizontal sync pulses may be positive (see figure below) or negative. In case of negative polarity the incoming HSYNC signal is automatically inverted for an easier application in VGA or SVGA mode.



Incoming signal HSYNC (internal clock)

Pulse width t_w for I²C-bus Bit 'HSWMI'=0:

1.5 μs 4.5μs (High or Low level)	$FH1_2 = High$
3.0 μs 9.0μs (High or Low level)	$FH1_2 = Low$
Pulse width t _w for I ² C-bus Bit 'HSWMI'=1:	
0.8 μs 4.5μs (High or Low level)	FH1_2 = High
1.7 μs 9.0μs (High or Low level)	$FH1_2 = Low$

(The specified pulse width depends on the I²C-bus bits INCR4...INCR0 rsp. PLL clock frequency. The above values are valid for INCR = 6. For higher INCR values the allowed pulse width is decreasing proportional to the increasing PLL clock frequency.)

The described input signal is first applied to an A/D converter. Conversion takes place with 7 bits and a nominal frequency of 27 MHz. The digital PLL uses a low pass filter to obtaine defined slopes for further measurements (PAL/NTSC applications). In addition the actual high and low level of the signal as well as a threshold value is evaluated and used to calculate the phase error between internal clock and external horizontal sync pulse. By means of digital PI filtering an increment is gained from this. The PI filter can be set by the I²C-bus VCR bit so that the lock-in behaviour of the PLL is optimal in relation to either the TV or VCR mode. Moreover it is possible to adapt the nominal frequency by means of 5 I²C-bus bits (INCR4..INCR0) to different horizontal frequencies. An additional bus bit GENMOD offers the possibility to use the PLL as a frequency generator which frequency is controlled by the INCR bits.

Once an increment has been obtained, either from the PI-filter or the I²C-bus, it can be used to operate the <u>Digital Timing Oscillator</u>. The DTO generates a saw-tooth with a frequency that is proportional to the increment. The saw-tooth is converted into a sinusoidal clock signal by means of sin ROM's and D/A converters and applied to an analog PLL which multiplies the frequency by 4 (for detailed explanation see pinning and I²C-bus description) and minimizes residual jitter. In this manner the required line locked clock is provided to operate the other functional parts of the circuit. If no HSYNC is applied to pin 18 the system holds its momentary frequency for 2040 lines and following resets the PLL to its nominal frequency. The status bit CON indicates the lock state of the PLL.

The system also provides a stable HS-pulse for internal use. The phase between this internal pulse and the external HSYNC is adjustable via I²C bus bits HPHASE. It can be shifted over the range of one TV line.

An external clock (CLKI) can be provided by pin selection (CLEXT = H) or I²C control (SCLIIC = H, CLEXTIIC = H). This is recommended when using the SDA 9380 with a scan rate conversion system. The clock frequency has to be $864 \cdot f_{HSYNC}$. The external clock mode can not be used with 18.75, 33.75kHz, 35kHz and 38kHz line frequency. Therefore switching to external clock mode is only possible when INCR = 6, but always allowed during operating without any danger for the H-output stage.

The input signal at VSYNC is the vertical time reference. It has to pass a window avoiding too short or long V-periods in the case of distorted or missing VSYNC pulses. The window allows a VSYNC pulse only after a minimum number of lines from its predecessor and sets an artificial one after a maximum number of lines. The window size is programmable by I²C-bus.

Values which influence shape and amplitude of the output signals are transmitted as reduced binary values to the SDA 9380 via I²C bus. A CPU which is designed for speed reasons in a pipe line structure calculates in consideration of feedback signals (e.g. IBEAM) values which exactly represent the output signals. These values control after D/A conversion the external deflection and raster correction circuits.

The CPU firmware is stored in an internal ROM.

5.3 Reset modes

The circuit is only completely reset at power-on/off (timing diagram ref. 11.3). If the pin RESN has L-level or during standby operation some parts of the circuit are not affected (timing diagram ref. 11.4):

	Power-On-Reset	External Reset (pin RESN=0)	Standby mode (I ² C bit STDBY=1)		
HD output	High	active	active		
H-protection	inactive	active	active		
V-protection	inactive	active ¹⁾	active ¹⁾		
IIC-Interface (SDA, SCL)	tristate	ready	ready		
IIC-Register 011C	set to default values	set to default values	set to default values		
IIC-Register 00, 1D30h	set to default values	not affected	not affected		
Status bit PONRES	set to 1 ²⁾	set to 1	not affected		
VREFH	not affected	not affected	inactive		
CPU	inactive	inactive	inactive		

^{1):} inactive if HPROT < V2 (typ. 1.5V)

Note: Power-On-Reset state is deactivated after ca. 32768 cycles of the X1/X2 oscillator clock. RESN=Low and standby state are deactivated after ca. 42 cycles of the CLL clock.

5.4 Frequency ranges

Н	V	nL
15.625 kHz	50 Hz	625 I
15.75 kHz	60 Hz	525 I
18.75 kHz*	60 Hz	625 I
31.25 kHz	50 Hz 100 Hz	625 NI / 1250 I 625 I
31.5 kHz	60 Hz 70 Hz 120 Hz	525 NI / 1050 I 449 NI 525 I
33.75 kHz*	60 Hz	1125 I
35 kHz*	66.7 Hz	525 NI
38 kHz*	60 Hz 72 Hz	632 NI 525 NI

^{*)} only with internal clock generation

The allowed deviation of all input line frequencies is max. ±4.5%.

n_I: number of lines per frame

^{2):} can only be read after Power-On-Reset is finished

I: interlaced NI: non interlaced

If NSA = 0 (subaddr. 01/D5) number of lines per field is selfadaptable between 192 and 680 for each specified H-frequency.

5.5 I²C-Bus control

5.5.1 I2C-Bus address

1 0 0 0 1 1 0

5.5.2 I2C-Bus format

write:

S 1 0 0 0 1 1 0 0 A	Subaddress	Α	Data Byte	Α	****	Α	Р
read:							
S 1 0 0 0 1 1 0 1 A	Status byte	Α	Data Byte n	Α	****	NA	Р

Reading starts at the last write address n. Specification of a subaddress in reading mode is not possible.

S: Start condition
A: Acknowledge
P: Stop condition
NA: Not Acknowledge

An automatically address increment function is implemented.

After switching on the IC, all bits are set to defined states.

5.5.3 I²C-Bus commands

SDA 9380 - B21

Control item (for deflection)	Sub- addr.	D7	D6	D5	D4	D3	D2	D1	D0	Allowed range	Effective range	Default value	Disabled by	Default value if disabled	Resolu- tion
Deflection control 0	00		see below			-	-	0	-	-	-				
Deflection control 1	01				see	belov	٧			-	-	0	-	-	-
Vertical scroll *)	02	В7	B6	B5	B4	В3	B2	В1	B0	-128+127	-128+127	0	-	-	-
Vertical aspect *)	03	В7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Vertical shift *)	04	В7	В6	B5	В4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Vertical size *)	05	В7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Vertical linearity *)	06	В7	В6	B5	В4	В3	B2	B1	B0	-128+127	-128+127	0	-	-	-
Vertical S-correction *)	07	В7	B6	B5	В4	В3	B2	B1	B0	-128+127	-128+127	0	-	-	-
Vertical EHT compensation *)	08	В7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Horizontal size	09	В7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Pin phase	0A	B7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Pin amp	0B	В7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Upper corner pin correction	0C	В7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Lower corner pin correction	0D	B7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Extreme corner pin correction	0E	В7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	
Horizontal EHT compensation *)	0F	В7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Horizontal shift	10	В6	B5	B4	В3	B2	B1	B0	Χ	-64+63	-64+63	0	-	-	1/CLL
Vertical angle	11	В7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
Vertical bow	12	В7	B6	B5	B4	В3	B2	B1	В0	-128+127	-128+127	0	-	-	-
AFC EHT compensation *)	13	B5	B4	В3	B2	B1	В0	Х	Χ	-32+31	-32+31	0	-	-	-
Vertical blanking start*)	14	В3	B2	B1	В0	Χ	Χ	Χ	Χ	0+15	0+15	0	-	-	line
RGB Reference pulse position*)	14	Χ	Χ	Χ	Χ	В3	B2	B1	B0	0+15	0+15	0	BSE = 0	4	line
Horizontal blanking time	15	Х	Х	B5	B4	В3	B2	B1	В0	0+63	0+63	0	BSE = 0	H-flyback	4/CLL
Horizontal blanking phase	16	B5	B4	В3	B2	B1	В0	Х	Χ	-32+31	-32+31	0	-	-	4/CLL
Vertical blanking end*)	17	B2	B1	В0	Χ	Χ	Χ	Χ	Χ	0+7	0+7	0	-	0	line
Guard band *)	17	Χ	Χ	Χ	B4	В3	B2	B1	B0	0+31	0+31	0	GBE = 0	3	half line
Vertical sync control	18				see	belov	٧			-	-	0	-	-	-
Min. No. of lines / field *)	19	B7	B6	B5	B4	В3	B2	B1	B0	0+255	0+255	0	-	-	2 lines
Max. No. of lines / field *)	1A	В7	B6	B5	B4	В3	B2	B1	B0	0+255	0+255	0	-	-	2 lines
PWM control	1B				see	belov	V			-	-	0	-	-	-
PLL control 0	1C				see	belov	v			0+31	6+21	s. below	-	-	-
PLL control 1	1D				see	belov	٧			-	-	0	-	-	-
Internal H-sync phase	1E	В7	B6	B5	В4	В3	B2	B1	B0	-128+127	-96+119	0	-	-	4/CLL

Control item (for RGB)	Sub- addr.	D7	D6	D5	D4	D3	D2	D1	D0	Allowed range	Effective range	Default value	Resolution
RGB control 0	1F				see	belov	V			-	-	0	-
RGB control 1	20	20 see below				-	-	0	-				
RGB control 2	21				see	belov	V			-	-	0	-
Video input mode	22				see	belov	V			-	-	128	-
Brightness	23	В7	B6	B5	B4	В3	B2	В1	B0	-128+127	-128+127	0	-
Contrast	24	B7	B6	B5	B4	В3	B2	B1	B0	-128+127	-128+127	0	-
Saturation	25	B5	В4	ВЗ	B2	B1	В0	Χ	Χ	-32+31	-32+31	-11	-
Average beam current limit *)	26	В7	B6	B5	B4	В3	B2	В1	B0	-128+127	-128+127	0	-
Average beam current limit characteristics	27				see	belov	V			-	-	-64	-
Peak drive limit	28				see	belov	V			-	-	0	-
RGB control 3	29				see	belov	V			-	-	0	-
Peak dark detection top border *)	2A	B7	B6	B5	B4	В3	B2	B1	B0	0+255	0+255	16	2 lines
Peak dark detection bottom border *)	2B	В7	B6	B5	B4	В3	B2	B1	B0	0+255	0+255	71	4 lines
Peak dark detection left border *)	2C	В3	B2	B1	В0	Χ	Χ	Χ	Χ	0+15	0+15	8	16 pixels
Peak dark detection right border *)	2C	Χ	Χ	Χ	Χ	В3	B2	B1	B0	0+15	0+15	8	16 pixels
White control R *)	2D	B5	B4	ВЗ	B2	В1	B0	Χ	Χ	-32+31	-32+31	0	-
White control G *)	2E	B5	B4	ВЗ	B2	B1	B0	Χ	Χ	-32+31	-32+31	0	-
White control B *)	2F	B5	B4	ВЗ	B2	В1	B0	Х	Χ	-32+31	-32+31	0	-
D/A	30	В7	В6	B5	B4	В3	B2	B1	B0	-128+127	-128+127	0	-

^{*)} see 5.5.5 Explanation of some control items

At power on most of the data are zero by default (if not otherwise specified) before transferring individual values via IIC-bus.

Allowed values out of the effective range are limited, e.g. Internal H-sync phase =127 is limited to 119.

There are two bits (BSE, GBE) in the deflection control byte 1 for disabling some control items. If one of these bits is "0", the value of the corresponding control item will be ignored and replaced by the value "default value if disabled" in the table above.

5.5.4 Detailed description

The **Deflection control byte 0** includes the following bits:

- VOFF: Vertical off

0: normal vertical output due to control items

1: vertical saw-tooth is switched off, vertical protection is disabled

- STDBY: Stand-by mode

0: normal operation

1: stand-by mode (all internal clocks are disabled)

- MON: Monitor mode (GENMOD bit must be set to 0)

0: line frequency must be defined by INCR4..0 (register 1D)

1: automatic detection of line frequency

- SCLIIC: Select clock by IIC

0: select clock by pin CLEXT

1: select clock by IIC bit CLEXTIIC

- RIBM: Input range of IBEAM

0: 0...2.7V 1: 1.8...2.7V

- CLEXTIIC:External clock selected by IIC (only effective if bit SCLIIC = 1)

0: internal clock selected by IIC

1: external clock selected by IIC

- HDDC: HD duty cycle

0: duty cycle of output HD is 45%1: duty cycle of output HD is 40%

- HDE: HD enable

0: line is switched off (HD disabled, that is H-level)

If BSO1 = 1 or BSO0 = 1, no switch-off is possible.

1: line is switched on (HD enabled)

Default value depends on pin SSD

SSD=Low: 0 SSD=High: 1

The **Deflection control byte 1** includes the following bits:

	BSO1	BSO0	NSA	NCLP	GBE	VDC	JMP	BSE	
--	------	------	-----	------	-----	-----	-----	-----	--

- BSO1..

BSO0 Black Switch-Off behaviour

00: no Black Switch-Off

01: Black Switch-Off mode 1 (see section 11.2) 10: Black Switch-Off mode 2 (see section 11.2) 11: Black Switch-Off mode 3 (see section 11.2)

- NSA: No self adaptation

0: self adaptation on1: self adaptation off

- NCLP: No clipping of vertical and east/west drive signals

0: Clipping of vertical and east/west drive signals in vertical zoom mode (vertical aspect > 0) to reduce power consumption

1: No clipping in vertical zoom mode (vertical aspect > 0)

- GBE: Guard band enable

0: control item for guard band is disabled1: control item for guard band is enabled

- VDC: Vertical dynamic compensation

0: influence of the beam current input IBEAM on the vertical saw-tooth is static ('zooming' correction)

1: influence of the beam current input IBEAM on the vertical saw-tooth is dynamic ('ripple' correction)

- JMP: Jump of vertical drive up to overscan position in vertical shrink mode

0: complete reduction of the vertical drive in shrink mode (vertical aspect < 0)

1: no reduction of the vertical drive in shrink mode (vertical aspect < 0) during RGB reference pulse lines

- BSE: Blanking select enable

0: control items for blanking times are disabled

1: control items for blanking times are enabled

The Vertical sync control byte includes the following bits:

X X SSC X NI X X	X
------------------	---

- SSC: Sandcastle without VBL

0: output SCP with VBL component1: output SCP without VBL component

- NI: Non interlace

0: interlace depends on source

1: no interlace

The **PWM control byte** includes the following bits:

PWMC5	PWMC4	PWMC3	PWMC2	PWMC1	PWMC0	PWMS1	PWMS0	
-------	-------	-------	-------	-------	-------	-------	-------	--

- PWMS1..

PWMS0: PWM select

x0: same duty cycle in each line selected (adjustable by PWMC)

01: positive V-parabola after external integration available (amplitude adjustable by PWMC)

11: negative V-parabola after external integration available (amplitude adjustable by PWMC)

- PWMC5..

PWMC0: PWM control

These bits control either the duty cycle or the parabola amplitude depending on PWMS0 according to the following table (if PWMS0 = 0 also PWMS1 defines the the duty cycle):

PWMC5PWMC0	Duty cycle (PWMS0 = 0)	Amplitude of V-parabola (ext. integration, PWMS0 = 1)
100000	PWMS1/108	0.46 * (V _{OH} -V _{OL}) ¹⁾
110000	(32+PWMS1)/108	0.58 * (V _{OH} -V _{OL}) ¹⁾
000000	(64+PWMS1)/108	0.69 * (V _{OH} -V _{OL}) ¹⁾
010000	(96+PWMS1)/108	0.81 * (V _{OH} -V _{OL}) ¹⁾
011111	1	0.91 * (V _{OH} -V _{OL}) ¹⁾

¹⁾ V_{OH}: PWM output High level, V_{OL}: PWM output Low level

The PWM output may be used as switching output when PWMS0 = 0. If PWMC = 100000 and PWMS1 = 0 the output is Low. If PWMC = 011111 the output is continously High.

The PLL control byte 0 includes the following bits:

0	0	Χ	INCR4	INCR3	INCR2	INCR1	INCR0	

-INCR4..0: Nominal PLL output frequency INCR=INT((FH*55296)/FQ-64.625) (for typical values see table below) specified range:6≤INCR≤21

(FQ=24.576MHz)

Application	FH[Hz]	INCR	FH1_2	
PAL (50Hz)	15625	6	Low	
NTSC (60Hz)	15750	6	Low	
PAL (60Hz)	18750	20	Low	
PAL (100Hz)	31250	6	High	
NTSC (120Hz)	31500	6	High	
ATV	32400	8	High	
MUSE	33750	11	High	
Macintosh (640*480*67Hz)	35000	14	High	
SVGA (800*600*60Hz)	38000	21	High	

Internal default value: INCR = 6 if FH1_2 = High

INCR = 6 if FH1_2 = Low, SSD = Low

INCR = 20 if FH1_2 = Low, SSD = High

Default value read by IIC bus: INCR = 0

The **PLL control byte 1** includes the following bits:

0	0	0	GENMOD	VCR	NOISY VCR	HSWMI	TC_3RD	
---	---	---	--------	-----	--------------	-------	--------	--

-GENMOD: Clock generator mode

0: normal PLL mode

1: generator mode (fixed frequency output, controlled by INCR..)

-VCR: PLL filter optimized for

0: TV mode1: VCR mode

- NOISYVCR: Handling of noisy input signals in VCR mode

0: normal handling1: improved handling

Note: this bit is don't care if bit VCR = 0 (TV mode)

- HSWMI: Minimum width of HSYNC

0: 1.5μs1: 0.8μs

- TC 3RD: Third time constant

0: slow VCR time constant1: fast VCR time constant

Note: this bit is don't care if bit VCR = 0 (TV mode)

Warnings/Notes:

1) A change of INCR causes changes of the generated clock frequency more than the specified 4.5%.

Switching from PLL mode to Generator mode (GENMOD) with constant INCR values does not result in exceeding the specified frequency deviation range.

- 2) If pin SSD has H-level the output signal HD starts immediately after power on. In this case the starting horizontal frequency is 31.25kHz (if FH1_2 = High). Starting with other frequencies requires L-level at SSD so that INCR can be changed before enabling HD with HDE=1.
- 3) When SSD = High and FH1_2 = Low the horizontal frequency is fixed to 18.75 kHz (INCR = 20) and cannot be changed via I²C bus. Other H-frequencies in the range of 15.6 kHz to 19 kHz are possible when SSD = Low.
- 4) The timing of the built-in soft start circuit (starting frequency, period, ending frequency) depends on INCR. The starting frequency of the output HD is approx. 1.71* FH, the frequency stops at FH defined by INCR (see table on previous page) The total soft start takes about 2.66*10³/FH. If the frequency of the HSYNC input signal is outside the lock range of the PLL (+/- 4.5%), that means the PLL cannot lock, the timing of the soft start may change max. +/- 4.5% due to the unlocked PLL.

The **RGB control byte 0** includes the following bits:

INIONIONA	INIANIONA	CONTR	DD	VINDOE	בטן פב	VINDAE	EDI 4E	
IN2NOM	IN1NOM	CONTB	BD	VINP2E	FBL2E	VINP1E	FBL1E	l

- IN2NOM: Nominal saturation and contrast for video input 2

0: variable saturation and contrast for video input 2 (defined by reg. 24, 25)

1: fixed saturation and contrast for video input 2 (nominal values)

- IN1NOM: Nominal saturation and contrast for video input 1

0: variable saturation and contrast for video input 1 (defined by reg. 24, 25)

1: fixed saturation and contrast for video input 1 (nominal values)

- CONTB: Continuous blanking

0: off 1: on

- BD: Blanking disable

0: horizontal and vertical blanking enabled

1: horizontal and vertical blanking disabled

- VINP2E, FBLE2, VINP1E, FBL1E: Selection of input signals (see table below)

VINP2E	FBL2E	VINP1E	FBL1E	selected input signals
0	0	0	0	YUV/RGB 0
0	0	0	1	RGB/YUV 1 when FBL1=High else YUV/RGB 0
0	0	1	Х	RGB/YUV 1
0	1	0	0	RGB2 when FBL2=High else YUV/RGB 0
0	1	0	1	RGB2 when FBL2=High else RGB/YUV 1 when FBL1=High else YUV/RGB 0
0	1	1	Х	RGB2 when FBL2=High else RGB/YUV 1
1	Х	Х	Х	RGB 2

The **RGB control byte 1** includes the following bits:

BLUES SLBLKS BLCKS CTLPD WHITD CATH2 CATH1 CATH0
--

- BLUES: Blue stretch

0: off 1: on

- SLBLKS: Slow Black stretch

0: short time constant1: long time constant

- BLCKS: Black stretch

0: off 1: on

- CTLPD: Control loop disable

0: cut off and white level control loop are active

1: cut off and white level control loop are inactive (halt mode)

- WHITD: White level control loop disable

0: white level control loop is active

1: white level control loop is inactive (halt mode)

- CATH2..

CATH0: Cathode drive level (see 5.5.5 Explanation of some control items)

100: minmum level

..

011: +100% (maximum level)

The **RGB control byte 2** includes the following bits:

BL	LUEB FBL2L	COR1	COR0	DELOFF	SVMOFF	DEL1	DEL0	
BL	LUEB FBL2L	COR1	CORO	DELOFF	SVMOFF	DEL1	L	JEL0

- BLUEB: Blue background

0: off 1: on

- FBL2L: FBL2 input switching level

0: high switching levels1: low switching levels

- COR1..0: Contrast reduction of the channel 0 and 1 at FBL2

00: 0 % 01: 25 % 10: 50 % 11: 75 %

- DELOFF: Delay from SVM output to RGB output

0: delay on (see below)

1: delay off (basic delay = 15ns)

- SVMOFF:SVM output

0: active (Y signal at SVM output)

1: off (SVM output is high)

- DEL1..0: Delay from SVM output to RGB output

00: delay = 25ns

.. ..

11: delay = 55ns

The Video input mode includes the following bits:

RGBEN1 MAT11 MAT10 0 RGBEN0 MAT01 MAT00	YLL
---	-----

- RGBEN1:RGB/YUV 1 input

0: YUV input1: RGB input

- MAT11..0:RGB/YUV 1 input, YUV input standard

00: PAL/SECAM 01: NTSC/Jap. 10: NTSC/US 11: HDTV

- RGBEN0:YUV/RGB 0 input

0: YUV input1: RGB input

- MAT01..0:YUV/RGB 0 input, YUV input standard

00: PAL/SECAM 01: NTSC/Jap. 10: NTSC/US 11: HDTV

- YLL: Y0 input low level for PAL and NTSC matrices

0: 1 V (black-to-white value)1: 0.7 V (black-to-white value)

The Average beam current limit characteristics includes the following bits:

- GAIN2..0: Gain adjustment

100: 0.25 101: 0.375

110: 0.5 (default value)

111: 0.625 000: 0.875 001: 1.125 010: 1.5 011: 2

- TUP1..0: Time constant of increasing contrast/brightness (current contrast is lower

than the adjusted contrast by I2C, ABLIM is not exceeded)

10: approximately 0.25 second 11: approximately 0.5 second 00: approximately 1 second 01: approximately 2 second

- TDOWN1..0: Time constant of decreasing contrast/brightness when ABLIM is exceeded

10: approximately 30 ms 11: approximately 60 ms 00: approximately 120 ms 01: approximately 240 ms

- MODE: Updating of contrast/brightness

0: with field frequency1: with line frequency

The **Peak drive limit** register includes the following bits:

PDLIM3 PDLIM2 PDLIM1 PDLIM0 0 PDLT1 PDLT0	PDLIN	3 PDLIM2	PDLIM1	PDLIM0	0	PDLT1	PDLT0	PDLD	
---	-------	----------	--------	--------	---	-------	-------	------	--

- PDLIM3..0: Peak drive limit

1000: minimum level

...

0000: default level

...

0111: maximum level

- PDLT1..0: Peak drive limiter time constant

10: faster 11: fast

00: normal (default)

01: slow

- PDLD: Peak drive limiter disable

0: peak drive limiter is enabled1: peak drive limiter is disabled

The RGB control byte 3 register includes the following bits:

	SW	0	0	RDCI	SCLEV1	SCLEV0	SCSLP1	SCSLP0	
--	----	---	---	------	--------	--------	--------	--------	--

- SW: Setting of output SWITCH

0: output SWITCH has L-level1: output SWITCH has H-level

- RDCI: Input range of DCI

0: 0...2.7V 1: 1.8..2.7V

- SCLEV1..0: Soft clip level relative to peak drive limit

10: 100% 11: 105%

00: 110% (default)

01: infinite

- SCSLP1..0: Soft clipping slope

10: 0.125 11: 0.375 00: 0.625 01: 0.875

The **Status byte** includes the following bits:

- HPON: H-protection on

0: normal operation of the line output stage

1: upper threshold on input HPROT has been exceeded *)

- VPON: V-protection on

0: normal operation of the vertical output stage

1: incorrect signal on input VPROT has been detected *)

- CON: Coincidence not

0: H-coincidence detected1: no H-coincidence detected

- H38K: 38 kHz line frequency

0: 38 kHz line frequency not detected1: 38 kHz line frequency detected

- H35K: 35 kHz line frequency

0: 35 kHz line frequency not detected1: 35 kHz line frequency detected

- CLOW: Control loop out of window

0: all control loops inside of window1: one of the control loop out of window

- PONRES: Power On Reset

0: after bus master has read the status byte

1: after each detected reset

Note! PONRES is reset after this byte has been read.

^{*)} Also output PROTON (pin 35) goes High if HPON=1 or VPON=1.

5.5.5 Explanation of some control items

Vertical aspect, **Vertical scroll:**

Two special control items are implemented for the user to adjust the vertical height (control item: Vertical aspect) and the vertical position (Vertical scroll). These items may be stored for every display mode to get an individual height and position if desired. Changing these parameters automatically influences the outputs VD+, VD-, E/W, HD in such a way that absolutely no raster distortion happens. There is no need for the user to re-adjust any geometry parameter.

The difference of the function of **Vertical size** and **Vertical aspect** is the following: Varying Vertical size causes a linear stretching of the saw-tooth to eliminate the tolerance of linear components (e.g. feedback resistor). But adjusting Vertical aspect takes into consideration that more or less picture height needs very more or less S-correction (no linear relation). Therefore Vertical aspect should be used for changing the aspect ratio (e.g. 16:9 source on 4:3 CRT) or if an individual picture height is desired for the various PC graphic standards. Vertical aspect = -128(minimum value) results in a vertical reduction to 37.5%.

Vertical size. **Vertical shift:** The purpose of these control parameters is the alignment in the factory and service to adapt the output signals VD+, VD- to the picture tube and to eliminate tolerances of the hardware and deflection yoke. Only one set of these parameters is required for all display modes.

Vertical linearity,

Changing the vertical linearity and S-correction has no influence on the Vertical S-correction: E/W-geometry. That means, straight vertical lines remain straight. The output signals E/W and HD are automatically changed so no re-adjustment of the related control items is needed. This feature saves time for adjustment of the so called 'smart' mode (4:3 source on 16:9 CRT)

Guard band:

This control item is useful for optimizing self adaptation. Video signals with different number of lines in consecutive fields (e.g. VCR search mode) must not start the procedure of self adaptation. But switching between different TV standards has to change the slope of the vertical saw-tooth getting always the same amplitude (self adaptation). To avoid problems with flicker free TV systems which have alternating number of lines per field an average value of four consecutive fields is calculated. If the deviation of these average values (e.g. PAL: 312.5 lines or 625 half lines) is less or equals **Guard band**, no adaptation takes place. When it exceeds **Guard band**, the vertical slope will be changed.

Vertical EHT comp.:

This item controls the influence of the beam current dependent input signal IBEAM on the outputs VD+ and VD- according to the following equation:

$$\Delta V_{\mbox{VDPP}} = \Delta V_{\mbox{IBEAM}} \cdot \frac{\mbox{Vertical_EHT_compensation} + 128}{1536} \cdot 0.59 \quad \mbox{(if RIBM=0)}$$

$$\Delta V_{\mbox{VDPP}} = \Delta V_{\mbox{IBEAM}} \cdot \frac{\mbox{Vertical_EHT_compensation} + 128}{512} \cdot 0.59 \quad \mbox{(if RIBM=1)}$$

 ΔV_{VDPP} : variation of VD+ and VD-peak-to-peak voltage

ΔV_{IBFAM}: variation of IBEAM input voltage

If Vertical EHT compensation = -128 the outputs VD+ and VD- are independent of the input signal IBEAM.

Horizontal EHT comp.: This item controls the influence of the input signal IBEAM on the output E/W according to the following equation:

$$\Delta V_{EW} = \Delta V_{IBEAM} \cdot \frac{Horizontal_EHT_compensation + 128}{384} \cdot 2.14$$
 (if RIBM=0)

$$\Delta V_{\mbox{EW}} = \Delta V_{\mbox{IBEAM}} \cdot \frac{\mbox{Horizontal_EHT_compensation} + 128}{128} \cdot 2.14 \ \mbox{(if RIBM=1)}$$

 ΔV_{EW} : variation of E/W output voltage ΔV_{IBFAM} : variation of IBEAM input voltage

If Horizontal EHT compensation = -128 the output E/W is independent of the input signal IBEAM.

AFC EHT comp.:

Deviation of the horizontal phase caused by high beam current (e.g.white bar) can be eliminated by this control item. The beam current dependent input signal IBEAM is multiplied by AFC EHT compensation. Additional to the control items Vertical angle, Vertical bow and Horizontal shift, this product influences the horizontal phase at the output HD according to the following equation:

$$\Delta \phi = \Delta V_{\mathsf{IBEAM}} \cdot \frac{\mathsf{AFC_EHT_compensation}}{192} \cdot \frac{58}{\mathsf{CLL}}$$
 (if RIBM=0)

$$\Delta \phi = \Delta V_{\mathsf{IBEAM}} \cdot \frac{\mathsf{AFC_EHT_compensation}}{64} \cdot \frac{58}{\mathsf{CLL}}$$
 (if RIBM=1)

 $\Delta \phi$: variation of horizontal phase at the output HD

(positive values: shift left, negatives values: shift right)

 ΔV_{IBFAM} : variation of IBEAM input voltage (units: Volt)

CLL : 864 · f_H

Vertical blanking start (VBS), RGB ref. pulse pos. (RPP), Vertical blanking end (VBE):

The control item **RPP** defines the position of the three reference pulses for R, G, B:

```
Red ref. pulse = RPP + 16; (odd field) (def. value 20)

Green ref. pulse = RPP + 17; (odd field) (def. value 21)

Blue ref. pulse = RPP + 18; (odd filed) (def. value 22)
```

If bit **BSE** (Blanking Select Enable) = 0 the control item **RPP** is replaced by its default value (=4). So the R, G, B ref. pulses are generated in line 20, 21, 22 in the odd field rsp. line 21, 22, 23 in the even field (see diagram below).

VBS defines the start as well of the internal vertical blanking pulse VBL as of the output signal VBLO. The end of the internal signal VBL is defined by **RPP** and **VBE**. This also applies to the end of VBLO with one exception. There is at least one line between the cutoff/white level measurement line for blue and the end of VBLO. The vertical component of the SCP signal is always identical with the internal vertical blanking pulse VBL.

Both VBL as well as VBLO are synchronized with the leading edge of HSYNC. It always starts and stops at the beginning of line and never in the center. Therefore the end and width of VBL is one line more in the even field than in the odd field.

If the vertical drive signals VD+, VD- are clipped in zoom mode (vertical aspect > 0) at the top and bottom of the screen the vertical blanking pulse is extended to blank all lines in this area without any additional programming.

a) Description of VBL when JMP= 0

Start of VBL = **VBS** lines before the first complete line of the next field (def. value 0)


```
if BSE = 0
  end of VBL = end of line (VBE + 22) (odd field)
  width of VBL = (VBS + VBE + 22) lines (odd field)(def. value 22)
```

After power on the control bit BSE is 0, also VBS = 0 and VBE = 0. Therefore 22 lines (odd field) will be blanked before any programming of the IC.

```
if BSE = 1
  end of VBL = end of line (RPP + VBE + 18) (odd field)
  width of VBL = (VBS + RPP + VBE + 18) lines (odd field)
```

The number of lines between the last ref. pulse and the end of VBL is defined by **VBE** in the range of 0 (VBE = 0) to 7 (VBE = 7).

If **VBS** = 0 (minimum value) VBL starts (point A in fig. below) 0...0.5 line (new odd field) or 0.5...1 line (new even field) prior to the vertical flyback.




Internal vertical blanking pulse VBL when JMP = 0 and number of lines per field = constant

b) Description of VBL when JMP= 1

Start of VBL = **VBS** lines before the first complete line of the next field (def. value 0) if **BSE** = 0

end of VBL = end of line (VBE + 29) (odd field)
width of VBL = (VBS + VBE + 29) lines (odd field)(def. value 29)
if BSE = 1
end of VBL = end of line (RPP + VBE + 25) (odd field)
width of VBL = (VBS + RPP + VBE + 25) lines (odd field)

Note! If JMP = 1 the number of lines between the last ref. pulse and the end of VBL is defined by VBE in the range of 7 (VBE = 0) to 14 (VBE = 7).



Internal vertical blanking pulse VBL when JMP = 1 and number of lines per field = constant

Min. No. of lines / field:

It defines the minimum number of lines per field for the vertical synchronization. If the TV standard at the inputs VSYNC and HSYNC has less lines per field than defined by **Min. No. of lines / field** no synchronization is possible. The relationship between **Min. No. of lines / field** and the minimum number of lines is given in the following table:

Min. No. of lines / field	minimum number of lines per field
0	192
1	194
127	446
128	448
****	****
254	700
255	702

Max. No. of lines / field:

It defines the maximum number of lines per field for the vertical synchronization. If the TV standard at the inputs VSYNC and HSYNC has more lines per field than defined by **Max. No. of lines / field** no synchronization is possible. The relationship between **Max. No. of lines / field** and the maximum number of lines is given in the following table:

Max. No. of lines / field	maximum number of lines per field
neid	or lines per neid
0	702
1	192
2	194
127	444
128	446
255	700

Average beam current limit:


Brightness and contrast is reduced when the average beam current limit level is exceeded. The beam current is measured at pin IBEAM. High voltage at this input indicates low beam current, low voltage high beam current. The limit range of -128 to 127 complies to a voltage at IBEAM of 2.5 to 0.84V at RIBM = 0 and 2.63 to 2.08V at RIBM = 1.

Peak dark detection (PDD) top border, bottom border, left border, right border:

These four control items define the picture area insides the peak dark detector is enabled. The peak dark detector is storing the lowest level of the luminance signal. If this value is higher than the clamping level the luminance signal is stretched towards clamping level (Black stretch function). Those parts of the picture with a luminance signal less than 50% of nominal amplitude are getting more dark.

It is possible with these four control items to screen black borders of the picture (e.g. letter box format) which otherwise prevent the desired function of black stretch.

The following figure and table show their definitions:



	PDD top border	PDD bottom border	PDD left border	PDD right border
Width	8 bit (0255)	8 bit (0255)	4 bit (015)	4 bit (015)
Resolution	2 lines/bit	4 lines/bit	16 pixels/bit	16 pixels/bit
Range	line 0510	line 01020	pixel 64304	pixel 576816
Default value	16 (line 32)	71 (line 284)	8 (pixel 192)	8 (pixel 704)

White control R, white control G, white control B, CATH[2:0]:

These four control items define the nominal values of the cut-off and whitedrive currents during the measurement lines. They can be calculated with the following equations:

 $I_{cut-off} = 0.00325 * (White control x + 64) / R_{DCI}$ (if RDCI=0)

 $I_{cut-off} = 0.00108 * (White control x + 64) / R_{DCI}$ (if RDCI=1)

 $I_{\text{white-drive}} = I_{\text{cut-off}} * (CATH[2:0] + 18) / 8$

White control x: White control register for R, G or B (range -32...+31)

R_{DCI}: Resulting resistor to ground at DCI input

CATH[2:0]: Cathode drive level (range -4...+3) in register RGB control 1

Most important V-Deflection modes for 4:3 CRT

2001-05-03

System description

Vertical Vertical BSE WHITD Mode Description Characteristics Notes **GBE JMP** scroll aspect RGB ref. pulse position = line 20... 22 (odd field) mode after power on normal mode 0 0 0 0 0 0 (for 4:3 source, Letterbox) end of V-blanking = line 22 (odd field) guard band = 1.5 lines with **default** settings RGB reference pulse position normal mode RGB ref. pulse position = line (RPP + 16) (for 4:3 source, Letterbox) adjustable, ...(RPP + 18) (odd field) 0 0 1 1 0 0 with user defined settings guard band adjustable end of V-blanking = line (RPP + 18) (odd field) quard band = **Guard band**/2 [lines] RGB ref. pulse position = line 20... 22 (odd field) Vertical scroll/Vertical aspect VGA or SVGA mode end of V-blanking = line 22 (odd field) with user defined V-posifor user defined V-position/V-VGA variable variable 0 0 0 tion/V-size guard band = 1.5 lines size. WHITD disables RGB white level ref. pulses shrink mode 75% RGB ref. pulse position = line 20... 22 (odd field) Vertical aspect = -50 (for 16:9 source) end of V-blanking = line 22 (odd field) causes V-reduction to 75%, 0 -50 0 0 0 0 guard band = 1.5 lines with **default** settings JMP = 0 causes V-shrink incl. flyback RGB ref. pulse position = line (RPP + 16) RGB ref. pulse positon adjust., shrink mode 75% JMP = 1 causes V-shrink excl. (for 16:9 source) ...(RPP + 18) (odd field) with **user defined** settings end of V-blanking = line (RPP + VBE + 25) (odd) | flyback, 0 -50 1 1 1 WHITD disables RGB white start of reduced V-ramp = line (RPP + 19) (odd) level ref. pulses guard band = Guard band/2 [lines] guard band adjustable

5-38

System description

SDA 9380 - B21

2001-05-03

Most important V-Deflection modes for 16:9 CRT

Mode	Description	Characteristics	Notes	Vertical scroll	Vertical aspect	BSE	GBE	WHITD	JMP
N0	normal mode (for 16:9 or 4:3 source) with default settings	RGB ref. pulse position = line 20 22 (odd field) end of V-blanking = line 22 (odd field) guard band = 1.5 lines	mode after power on	0	0	0	0	0	0
N1	normal mode (for 16:9 or 4:3 source) with user defined settings	RGB ref. pulse position = line (RPP + 16)(RPP + 18) (odd field) end of V-blanking = line (RPP + 18) (odd field) guard band = Guard band/2 [lines]	RGB reference pulse position adjustable, guard band adjustable	0	0	1	1	0	0
Z	zoom mode (for 4:3 source, Letterbox)	RGB ref. pulse position = line 20 22 (odd field) end of V-blanking = line 22 (odd field) zoom factor ca. Vertical aspect /2 [%] guard band = 1.5 lines	Vertical aspect controls zoom factor, clipping of VD+, VD-, E/W when NCLP = 0	0	> 0	0	0	0	0
SC	scroll mode (for 4:3 source, Letterbox with subtitles)	RGB ref. pulse position = line 20 22 (odd field) end of V-blanking = line 22 (odd field) zoom factor ca. Vertical aspect /2 [%] guard band = 1.5 lines	as above, Vertical scroll can be additionally used for adjustment of vertical position	variable	> 0	0	0	0	0
S2	shrink mode 66% (for two 4:3 sources) with default settings	RGB ref. pulse position = line 20 22 (odd field) end of V-blanking = line 22 (odd field) guard band =1.5 lines	Vertical aspect = -68 causes V-reduction to 66%, JMP = 0 causes V-shrink incl. flyback	0	-68	0	0	0	0
S3	shrink mode 66% (for two 4:3 sources) with user defined settings	RGB ref. pulse position = line (RPP + 16)(RPP + 18) (odd field) end of V-blanking = line (RPP + VBE + 25) (odd) start of reduced V-ramp = line (RPP + 19) (odd) guard band = Guard band/2 [lines]	RGB ref. pulse positon adjust., JMP = 1 causes V-shrink excl. flyback, WHITD disables RGB white level ref. pulses guard band adjustable	0	-68	1	1	1	1
S4	shrink mode 50% (for two 16:9 sources) with default settings	RGB ref. pulse position = line 20 22 (odd field) end of V-blanking = line 22 (odd field) guard band = 1.5 lines	vertical aspect = -102 causes V-reduction to 50%, JMP = 0 causes V-shrink incl. flyback	0	-102	0	0	0	0

Pin schematic

6 Pin schematic

pin	schematic	remark
ROUT, GOUT, BOUT	PAD ESD protection	bipolar output stage, supply voltage: V _{DD(MC)}
SCP	PAD ESD protection	bipolar output stage, supply voltage: V _{DD(MC)}
HD	PAD Protection	open drain output

Pin schematic

pin	schematic	remark
X1, X2	PAD X2 O	crystal oscillator (X1: input, X2: output)
SVM	PAD Protection	analog output
CLKI, CLEXT, TEST, RESN, SCL, SDA, H35K, H38K, PWM, VSYNC, FH1_2, HSYNC, PHI2, PROTON, VBLO, FBL1, FBL2, SWITCH	PAD Protection	digital input/ output

Pin schematic

pin	schem	remark	
E/W, D/A, VD+, VD-, VPROT, HPROT, HSAFE, BSOIN, IBEAM, VREFH, VREFN, VREFC, DCI, Y/R0, U/G0, V/B0, Y/R1, U/G1, V/B1, R2, G2, B2	PAD O	ESD protection	analog input/ output

Absolute maximum ratings

7 Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit	Remark
Operating temperature	T _A	0	70	°C	
Storage temperature		-40	125	°C	
Junction temperature			125	°C	
Soldering temperature			260	°C	
Input voltage		V _{SS} -0.3V	V _{DD} +0.3V		not valid for SDA, SCL, CLKI, HD
Input voltage		V _{SS} -0.3V	5.5V		SDA, SCL, CLKI, HD
Output voltage		V _{SS} -0.3V	V _{DD} +0.3V		
Supply voltages	V _{DD(D)} V _{DD(A14)}	-0.3	3.8	V	
Supply voltage	V _{DD(MC)}	-0.3	9	V	
Supply total voltage difference		-0.25	0.25	V	between V _{DD(D)} , V _{DD(A14)}
VSS, SUBST total voltage difference		-0.25	0.25	V	between SUBST, V _{SS(MC)} , V _{SS(D)} , V _{SS(A14)}
Total power dissipation			1.28	W	
Latch-up protection		-100	100	mA	all inputs/outputs

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions or at any other condition beyond those indicated in the operational sections of this specification is not implied.

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Supply voltages	V _{DD(D)} V _{DD(A14)}	3.0	3.3	3.45	V	1)
Supply voltage	V _{DD(MC)}	7.2	8.0	8.4	V	1)
Ambient temperature	T _A	0	25	70	°C	

¹) Any sequence and any rise time of the 3.3V and 8V supply voltage is allowed at power on. But all VSS pins as well as SUBST pin have to be connected to ground when applying any voltage.

De COITTECLE	a to groun	u wiieii ap	phyllig a	ily voltage	•
TEST, FH	1_2, CLE	EXT, SS	D		
V _{IH}	2.0V		V _{DD}	V	
V _{IL}	0		0.8	V	
ligh)	1	.	•	-	'
V _{IH}	2.0V		5.5	V	
V _{IL}	0		0.8	V	
		•	•		
	1.4	1.5	1.6	V	
	0.9	1.0	1.1	V	
	1	.	•	-	'
	2.65	2.7	2.75	V	
	1.4	1.5	1.6	V	
	1	•	•		
V _{THn}	2.60	2.65*)	2.70	V	see 11.2
V_{THp}	2.70	2.75*)	2.80	V	
		0.5	0.7	V	
s of typ. 100	mV.				
		1.8		V	
		2.7		V	
V _{31.25k}	1.9	2.0	2.1	V	
V _{38k}	1.225	1.24	1.26	V _{31.25k}	related to V _{31.25k} !
	TEST, FH V _{IH} V _{IL} High) V _{IH} V _{IL} V _{IH} V _{IL} V _{IH} V _{IL} V _{IH} V _{IL} V _{IH} V _I V	TEST, FH1_2, CLE V _{IH} 2.0V V _{IL} 0 ligh) V _{IH} 2.0V V _{IL} 0 1.4 0.9 2.65 1.4 V _{THn} 2.60 V _{THp} 2.70 s of typ. 100mV.	TEST, FH1_2, CLEXT, SS V _{IH} 2.0V	TEST, FH1_2, CLEXT, SSD V _{IH} 2.0V V _{DD} 0.8 V _{IL} 0 0.8 V _{IH} 2.0V 5.5 V _{IL} 0 0.8 1.4 1.5 1.6 0.9 1.0 1.1 2.65 2.7 2.75 1.4 1.5 1.6 V _{THn} 2.60 2.65*) 2.70 V _{THp} 2.70 2.75*) 2.80 0.5 0.7 of typ. 100mV.	V _{IH} 2.0V V _{DD} V V _{IL} 0 0.8 V

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Input voltage when watching of HSAFE is disabled		0		1.5	V	
Input IBEAM		•	1	•	1	•
Low input voltage			0		V	control bit RIBM=0
			1.8		V	control bit RIBM=1
Full range input voltage			2.7		V	RIBM=0
			2.7		V	RIBM=1
Reference Voltage Pins						
VREFH voltage		1.568	1.6	1.632	V	tolerance +- 2%
VREFN voltage			0		V	
VREFC resistor to VREFN			27		kΩ	tolerance +- 2%
Input ⊕2						
Low-level input voltage	V _{IL}	0		0.7	V	
High-level input voltage	V _{IH}	2.0V		V_{DD}		
Input HSYNC (CLEXT=Lov	v)					
Input voltage range	V_{HSpp}	2V		V_{DD}		see 5.2
Input voltage Low level	V_{HSmin}	0V				see 5.2
Input voltage High level	V _{HSmax}			V_{DD}		see 5.2
Pulse width (HSWMI=0)	t _w	1.5		4.5	μs	*), FH1_2 = High
		3.0		9.0	μs	*), FH1_2 = Low
Pulse width (HSWMI=1)	t _w	0.8		4.5	μs	*), FH1_2 = High
		1.7		9.0	μs	*), FH1_2 = Low
*) High or Low level allowed, INCF	R = 6, see 5.2					
Input HSYNC (CLEXT=Hig	h)					
Low-level input voltage	V _{IL}	0		0.8	V	
High-level input voltage	V _{IH}	2.0V		V_{DD}		
Setup time	t _{SU}	7			ns	referred to rising edge of CLKI
Hold time	t _H	6			ns	referred to rising edge of CLKI

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Input VSYNC	<u> </u>					
Pulse width high		100 ns		100/fH		FH1_2=1, NI=0
Pulse width high		200 ns		100/fH		FH1_2=0, NI=0
Pulse width high		1.5/fH		100/fH		NI=1
Input CLKI (external clock m	ode, CLE	XT=high	1)		1	
Input frequency		25	27	30	MHz	
Quartz Oscillator Input / Out	out X1, X2	2		1	1	
Crystal frequency			24.576		MHz	fundamental crystal type, e.g. Saronix 9922 520 00282
Crystal resonant impedance				40	Ω	
External capacitance			15		pF	see 10
YUV Inputs	1	·		1	1	
Y input voltage (black-to-white value)	V _{P-P}		1 0.7	1.5 1.05	V	only Y0 input at YLL = 1, or at HDTV matrix
U input voltage (peak-to-peak value)	V _{P-P}		1.33 0.7	2 1.05	V V	U = - (B - Y), at HDTV matrix
V input voltage (peak-to-peak value)	V _{P-P}		1.05 0.7	1.6 1.05	V V	V = - (R - Y), at HDTV matrix
DC input current between clamping	l _i			100	nA	
Input capacitance	C _i			7	pF	
Maximum input current during clamping	I _{i-clamp}	100			μΑ	
Internal bias during clamping at Y-input	V _{clampY}		0.6		V	
Internal bias during clamping at UV-inputs	V _{clampUV}		1.1		V	
RGB Inputs (RGB2, RGB/YU\	/1 if RGBE	N1=1, \	/UV/RG	B0 if R0	GBEN0	=1)
Input voltage (black-to-white value)	V _{P-P}		0.7	1	V	
DC input current between clamping	l _i			100	nA	
Input capacitance	Ci			7	pF	

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Maximum input current during clamping	I _{i-clamp}	100			μA	
Internal bias during clamping	V _{clamp}		0.6		V	
Difference between black level of internal and external signals at the outputs	ΔV_{o}			50	mV	
Delay difference of the three channels	Δt_d		0		ns	1)
Fast Blanking Input FBL1 (R	GB/YUV 1)			•	·
Input voltage no data insertion	V _{i-n}			0.5	V	
Input voltage data insertion	V _{i-y}	0.9			V	
Maximum input voltage	V _{i-max}			3.3	V	
Difference between transit times for signal switching and signal insertion	t _s - t _i			10	ns	1)
Suppression of internal video signals (insertion) or external video signals (no insertion)			55		dB	f _i = 0 to 10 MHz, 1)
Fast Blanking/Contrast Redu	ction Inp	ut FBL	2 (RGB2	2)	•	·
Maximum input voltage	V _{i-max}			3.3	V	
Difference between transit times for signal switching and signal insertion	t _s - t _i			10	ns	1)
Suppression of internal video signals (insertion) or external video signals (no insertion)			55		dB	f _i = 0 to 10 MHz, 1)
Fast Blanking (Control bit CO	R1COR0	= 00)	.		·	-
Input voltage no data insertion	V _{i-n}			0.5	V	
Input voltage data insertion	V _{i-y}	0.9			V	
Fast Blanking and Contrast I	Reduction	(Contr	ol bit CC	R1CC	0R0 = 0	111)
Input voltage no contrast reduction of internal RGB signals	V _{icr-n}			1.4 0.5	V	FBL2L = 0 FBL2L = 1
Input voltage contrast reduction of internal RGB signals	V _{icr-y}	1.7 0.9			V	FBL2L = 0 FBL2L = 1
Contrast reduction (control bit COR1COR0)		0		75	%	
Input voltage no data insertion	V _{i-n}			2 1.2	V	FBL2L = 0 FBL2L = 1

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Input voltage data insertion	V _{i-y}	2.5 1.8			V	FBL2L = 0 FBL2L = 1
Dark current input DCI fo	r cut off and	white I	evel con	trol		
Low input voltage			0		V	control bit RDCI=0
			1.8		V	control bit RDCI=1
Full range input voltage			2.7		V	
Maximum input current	I _{i-DCImax}	10			mA	V _{i-DCI} > V _{dd}
Input RGB matrices						•
PAL/SECAM mode						
RGB matrix coefficients: R = Y - V	P _u		0.19			U = - (B - Y) V = - (R - Y)
$G = Y + P_u U + P_v V$ B = Y - U	P_{v}		0.51			(
NTSC/Jap mode						1
RGB matrix coefficients: $R = Y + J_{ur}U + J_{vr}V$ $G = Y + J_{ug}U + J_{vg}V$ $B = Y + J_{ub}U$	J _{ur} J _{vr} J _{ug} J _{vg} J _{ub}		0.068 - 1.38 0.15 0.46 - 1			U = - (B - Y) V = - (R - Y)
NTSC/US mode			<u> </u>			
RGB matrix coefficients: $R = Y + A_{ur}U + A_{vr}V$ $G = Y + A_{ug}U + A_{vg}V$ $B = Y + A_{ub}U + A_{vb}V$	A _{ur} A _{vr} A _{ug} A _{vg} A _{ub} A _{vb}		0.12 - 1.32 0.25 0.42 - 1.08 0.035			U = - (B - Y) V = - (R - Y)
HDTV mode (according to	o SMPTE Star	ndard 2	274M and	d EIA-7	70.3-A)	
RGB matrix coefficients: $R = Y + H_{vr}V$ $G = Y + H_{ug}U + H_{vg}V$ $B = Y + H_{ub}U$	H _{vr} H _{ug} H _{vg} H _{ub}		1.575 - 0.187 - 0.468 1.856			U = P' _B = = 0.539 (B - Y) V = P' _R = = 0.635 (R - Y)
Internal RGB matrices		•	•	•	•	
See PAL/SECAM mode						
Internal colour difference	matrices	•	•		•	
See PAL/SECAM mode						

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Saturation control (control bit	B0B5; s	ubaddr	ess 25h)			<u> </u>
Saturation control range		52			dB	63 steps
Nominal saturation B7B2 = 110001			0		dB	
Contrast control (control bit B	7B0; sul	baddres	ss 24h)			
Contrast control range			20		dB	255 steps
Nominal contrast B7B0 = 00000000			0		dB	
Tracking between the three channels over a control range of 10 dB				0.5	dB	
Brightness control (control bi	t B7B0;	subadd	ress 23h)	•	-
Brightness control range			+- 0.75		V	255 steps
Black level stretch (control bi	BLCKS;	subadd	ress 20h)	•	1
Maximum black level shift		15	21	27	IRE	
Level shift at 100% peak white		-1	0	1	IRE	
Level shift at 50% peak white		-1		3	IRE	
Level shift at 15% peak white		8	11	14	IRE	
Peak drive limit (control byte	peak drive	limit, b	its B7B	0; bit P	DD)	
Peak detector						
Peak detector level (at the R, G or B output at nominal white drive relative to cut off) IIC bus: peak drive limit B7B4 minimum value (range -8) maximum value (range +7)			1.5 3.5		V	
Soft clipper	•		•		•	•
Starting level (relative to peak detektors level) IIC bus: peak drive limit B3, B2 10 11 00 01 (soft clipper off)			100 105 110 infinite		% % %	

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Slope IIC bus: peak drive limit B1,B0 10 11 00 01			0.125 0.375 0.625 0.875			
Blue stretch (control bit BLUE	S; subado	lress 20h	1)			·
Decrease of small signal gain for red and green at nominal input amplitu- des and nominal settings of contrast and brightness			17		%	
Percentage of nominal input voltage at which decrease of gain begins (nominal settings of contrast and brightness)			80		%	
I ² C Bus (all values are referred to SCL clock frequency	1	and max(V _{IL}))	400	kHz	
High-level input voltage	f _{SCL} V _{IH}	0.75*		5.25		
		$V_{DD(D)}$		5.25	V	
Low-level input voltage	V _{IL}	V _{DD(D)}		1.5	V	
Low-level input voltage Load capacitance	V _{IL}	. ,				
· · ·		. ,		1.5	V	
Load capacitance	C _b	0 20+0.1*		1.5	V pF	
Load capacitance Rise times of SCL, SDA	C _b	0 20+0.1* C _b /pF*) 20+0.1*		1.5 400 300*)	V pF ns	
Load capacitance Rise times of SCL, SDA Fall times of SCL, SDA	C _b t _R t _F	0 20+0.1* C _b /pF*) 20+0.1* C _b /pF*)		1.5 400 300*)	V pF ns	

*) Fast-mode (f_{SCL} = 400 kHz)

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Average supply current of V _{DD(D)} +V _{DD(A14)}			245	290	mA	DEL10 = 11 (maximum delay)
Average supply current of V _{DD(MC)}			32	40	mA	
Total power dissipation				1.28	W	
Standby supply current of V _{DD(D)} +V _{DD(A14)}			15	25	mA	no standby mode for V _{DD(MC)}
TTL Inputs CLKI, VSYNC, RE	SN, TEST	, FH1_2	, CLEX	r, SSD		
Input leakage current	I _{leak}			10	μΑ	
Input X1		1	1	1	1	
Input leakage current	I _{leak}			50	μΑ	
Input HSYNC	1			II.	· ·	
Input leakage current	I _{leak}			100	μΑ	
Analog Inputs HPROT, VPRO	T, HSAFE	, BSOIN	I, IBEAI	И, FBL1	, FBL2	
Input leakage current	I _{leak}			10	μΑ	
Analog Inputs Y/R0, U/G0, V/	/B0, R/Y1,	G/U1, E	3/V1, R2	, G2, B2	2, DCI	
Input leakage current	I _{leak}			100	nA	
I ² C Input/Output SDA		1	1	1	1	
SDA output Low level	V _{OL}			0.6	V	I _O = 6 mA
I ² C Inputs SDA/SCL	1			II.	· ·	
Hysteresis of Schmitt trigger inputs	V _{hys}	0.2			V	1)
Input leakage current	I _{leak}			10	μΑ	
Output Pins SWITCH, VBLO		-1	-	-1	1	
Output Low level	V _{OL}			0.4	V	I _O = 1 mA
Output High level	V _{OH}	2.4			V	I _O = -1 mA
Output PROTON						•
Output Low level (if HPON=0 and VPON=0)	V _{OL}			0.4	V	I _O = 1 mA
Output High level (if HPON=1 or VPON=1)	V _{OH}	2.4			V	I _O = -1 mA

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Output PWM	<u> </u>		l	l .		<u> </u>
Output Low level	V _{OL}			0.4	V	I _O = 1 mA
Output High level	V _{OH}	2.4			V	I _O = -1 mA
Period	T _{PWM}		T _H			T _H = hor. period
Resolution	t _R		T _H /108			PWMS0=0 (subaddress 1A)
			T _H /864			PWMS0=1
Output SCP	<u> </u>		•	•	•	
Output Low level	V _{OL}	0		1	V	I _O = 1 mA
Output BLanking level	V _{OHBL}	V _{DD(MC)} /2 -0.6V	V _{DD(MC)} /2	V _{DD(MC)} /2 +0.3V		I _O = 100 μA
Output High level	V _{OH}	V _{DD(MC)} -1.3V		V _{DD(MC)}		I _O = -1 mA
DAC Output D/A	L					- I
DAC Resolution			8		bit	
DAC Output LOW			0.20		V	
DAC Output HIGH			3.00		V	
Load Capacitance				30	pF	
Output Load		20			kOhm	
Offset Error		-3%		3%		
Gain Error		-3%		3%		
INL		-2		2	LSB	
DNL		-1		1	LSB	
DAC Output E/W						
DAC resolution			10		bit	linear range: 100900
DAC output LOW			0.65		٧	input data = 100
DAC output HIGH			2.50		V	input data = 900
Load capacitance				30	pF	
Output load		20			kOhm	
Zero error		-2%		2%		DAC output voltage = 1.6V,*)

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Gain error		-5%		5%		*)
INL		-0.2%		0.2%		*)
DNL		-0.1%		0.1%		*)
*) input range = 100900	1					
DAC Output VD+, VD-						
DAC resolution			14		bit	linear range: 150015000
DAC output LOW (VD-)			0.62		V	input data = 1500
DAC output HIGH (VD-)			2.6		V	input data = 15000
DAC output LOW (VD-) - (VD+)			-1.90		V	input data = 1500
DAC output HIGH (VD-) - (VD+)			1,96		V	input data = 15000
Load capacitance				30	pF	
Output load		20			kOhm	
Zero error		-1%		1%		(VD-)-(VD+)=0V, *)
Gain error		-5%		5%		*)
INL		-0.5%		0.5%		*)
DNL		monoto	nous			guaranteed by design
*) input range = 150015000						•
Reference Output VREFH						
Output voltage		1.568	1.6	1.632	V	tolerance +-2%
Open Drain Output HD	1	•	.		1	
Output Low level	V _{OL}	0		1	V	I _O = 8 mA
Maximum Voltage	V _{OH}			5.5	V	
Output H35K						1
Output Low level	V _{OL}			0.4	V	I _O = 1 mA
Output High level	V _{OH}	2.4			V	I _O = -1 mA
Positive-going threshold of f _{HSYNC}	f _{TH1}		33.9		kHz	see 11.1
Negative-going threshold of f _{HSYNC}	f _{TH2}		33.3		kHz	see 11.1
Hysteresis	f _{TH1} - f _{TH2}		0.6		kHz	

Parameter	Symbol	Min	Nom	Max	Unit	Remark
Delay from positive-going threshold of f _{HSYNC} to output	t _{D1}					(14 - int(27/12 * f _{H0} [kHz] -64)) * T _V
Delay from negative-going threshold of f _{HSYNC} to output	t _{D2}		100		ns	see 11.1
Output H38K					•	·
Output Low level	V _{OL}			0.4	V	I _O = 1 mA
Output High level	V _{OH}	2.4			V	I _O = -1 mA
Positive-going threshold of f _{HSYNC}	f _{TH3}		36.9		kHz	see 11.1
Negative-going threshold of f _{HSYNC}	f _{TH4}		36.4		kHz	see 11.1
Hysteresis	f _{TH3} - f _{TH4}		0.5		kHz	
Delay from positive-going threshold of f _{HSYNC} to output	t _{D3}					(21 - int(27/12 * f _{H0} [kHz] -64)) * T _V
Delay from negative-going threshold of f _{HSYNC} to output	t _{D4}		100		ns	see 11.1
RGB Output					•	·
Differential output resistance	R _o		25	30	Ω	
Maximum output current	Io	4	5		mA	
Minimum output voltage	V _{o-min}			0.8	V	
Maximum output voltage	V _{o-max}	V _{DD(MC)} -1.3	7		V	
Output signal amplitude (peak-to-peak value)	V _{o(p-p)}		2.1		V	at nominal lumi- nance input signal, nominal contrast and white-point control
Maximum output signal amplitude (peak-to-peak value)	V _{o(p-p)max}	3.3			V	
Nominal black level voltage			2.5		V	at nominal bright- ness = +30
Control range of the black current stabilisation			+-1		V	
Blanking level Leakage measurement level Cut off measurement level White point measurement level			-0.4 -0.05 0.25 0.36		V V V	difference with nominal black level at nominal con- trast and white point


Parameter	Symbol	Min	Nom	Max	Unit	Remark
Variation of black level with temperature ¹⁾			1		mV/K	
Gain range of white point control loop			+-6		dB	
Relative variation in black level between all inputs during variation of: Supply voltage (+-10%) ¹⁾ Saturation (50 dB) ¹⁾ Contrast (20 dB) ¹⁾ Brightness (+-0.5V) ¹⁾ Temperature (range 40 °C) ¹⁾ Signal-to-noise ratio of the output signal ¹⁾ Bandwidth of the output signals for	S/N B	60		20 20 20 20 20 20	mV mV mV mV dB	nominal controls nom. contrast and white point nom. saturation and white point nominal controls nominal controls V _{0(p-p)} /RMS _{noise} bandwidth 10 MHz at -3 dB
all inputs: Delay off (DELOFF = 1): Maximum delay (DELOFF = 0, DEL1 = 1, DEL0 = 1):	Б	30 20			MHz MHz	at -3 db
Scan velocity modulation ou	tput SVM	(Y outp	ut)			
Output signal amplitude (peak-to-peak value)	V _{SVM(p-p)}		1.85		V	SVMOFF = 0
Maximum output current	I _{o-svm}	4	5		mA	
Output signal at black level	V _{SVM-black}		0.6		V	
Differential output resistance	R _{o-svm}		25	30	Ω	
Bandwidth of the output signal for all inputs	B _{SVM}	30			MHz	at -3 dB
Total delay from SVM output to RGB outputs DEL 1, DEL0: 00 01 10 11	D _{svm0}		25 35 45 55		ns ns ns	DELOFF = 0
Total delay from SVM output to RGB outputs	D _{svm1}		15		ns	DELOFF = 1 (basic delay)

¹⁾not tested during production but characterization in pre-production


Application information

10 Application information

10.1 System overview Dig. TV 100Hz




10.2 System overview Multisync Deflection




Application information

10.3 Application circuit diagram




11 Waveforms

11.1 Timing diagram of H35K and H38K




11.2 Black Switch-Off diagrams



Micronas 11-57 2001-05-03

Mode 1 (constant overscan, BSO = 01):



V-overscan in %:


f(100) = 115

f(75) = 115

f(50) = 115

f(25) = 115

Mode 2 (parabolic function, BSO = 10):



V-overscan in %:


f(100) = 120.7

f(75) = 111.1

f(50) = 99.6

f(25) = 86

Mode 3 (linear function, BSO = 11):



V-overscan in %:


f(100) = 116.5

f(75) = 98.8


f(50) = 81

f(25) = 63

11.3 Power On/Off diagram



11.4 Standby mode, RESN diagram



11.5 Function of H,V protection


	HPROT	VPROT	Mode	SCP	HPON b) (IIC-Bus)	VPON b) (IIC-Bus)
1	V1 — — — — V2 — — — — — — — — — — — — — —		start up	continuous blanking	0	0
2	or	V1 V2 V2	H, V in operation	a)	0	0
3			EHT over- voltage	continuous blanking after t ₂	1 after t ₂	0
4	or	$\begin{array}{c} & & & \\ & & & \\ & & & \\ & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ &$	H in operation V short failure	continuous blanking after t ₀ if SSC = 0	0	0
5	or	or	V longer failure H off after t₁	continuous blanking after t ₀ if SSC = 0	0	1 after t ₁
6	AAA	or	EHT short over- voltage	continuous blanking after t ₂	1 after t ₂	1 after t ₁

 $t_0 = 2/f_v ... 3/f_v$ $t_1 = 64/f_v ... 128/f_v$ $t_2 = 1/f_v ... 2/f_v$


b) HPON = 1 or VPON = 1: HD = 1(off)

a) depends on IIC control items

11.6 Black Stretch diagram




11.7 Soft Clipping diagram



Package outlines

12 Package outlines

P-MQFP-64



1) Does not include plastic or metal protrusion of 0.25 max. per side

Micronas GmbH
Hans-Bunte-Strasse 19
D-79108 Freiburg (Germany)
P.O. Box 840
D-79008 Freiburg (Germany)
Tel. +49-761-517-0
Fax +49-761-517-2174
E-mail: docservice@micronas.com
Internet: www.micronas.com

Printed in Germany Order No. 6251-549-2PD All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.

72 Micronas