



## ICs for Communications

Enhanced Serial Communications Controller  
ESCC8

SAB 82538

SAF 82538

Version 3.1

Errata Sheet 02.97

T8253-8V31-E1-7600

## **Errata Sheet for the Version 3.1**

### **All Sent (ALLS) Interrupt in Master Clock Mode**

If in master clock mode an ALLS interrupt is generated, this interrupt might be indicated via the interrupt status register 1 (ISR1) more than once.

#### **Workaround:**

Do not use the ALLS interrupt in master clock mode. Instead, use the XPR interrupt, if applicable.