# ICs for Communications

Joint Audio Decoder-Encoder JADE

PSB 7280

Version 2.2

Preliminary Data Sheet 8.96

T7280-XV22-D1-7600

PSB 7280 Revision History 8.96					
Previous Releases:no	ne				
Page	Subjects (changes since last revision)				

#### **Data Classification**

#### **Maximum Ratings**

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

#### Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at  $T_A = 25$  °C and the given supply voltage.

#### **Operating Range**

In the operating range the functions given in the circuit description are fullfilled.

For detailed technical information about "**Processing Guidelines**" and "**Quality Assurance**" for ICs, see our Product Overview "**ICs for Communications**"

#### Edition 8.96

This edition was produced using the software system FrameMaker<sup>®</sup>.

## Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, D-81541 München

© Siemens AG 1997. All Rights Reserved.

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics. Terms of delivery and rights to change design are reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

#### Packing

Please use the recycling operators known to you. We can also help you get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.


For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

1	Introduction
1.1	Feature List
1.2	Overview
1.3	Logic Symbol
1.4	Pin Configuration
1.5	Pin Description
1.6	Functional Block Diagram
1.7	System Integration
2	General Architecture and Functions
2.1	Architecture
2.2	Functions
2.2.1	Summary of the Functions
2.2.2	Audio Functions and Supplementary Features
3	Interfaces and Memory Organization
3.1	Interfaces
3.1.1	IOM-2 Interface
3.1.2	Serial Audio Interface
3.1.3	Parallel Host Interface
3.1.4	External Memory Interface
3.1.5	Clock Interface
3.2	Shared Memories
3.3	Directly Accessible Register Bank
3.3.1	Input/Output Registers
3.3.2	DSP/Host Com Area
3.4	Mailbox
4	Functional Blocks
4.1	Oscillator and Baud Rate Generator
4.2	Audio and Data Reception/Transmission
4.3	HDLC Controller
4.4	IOM-2 Functions
4.4.1	Monitor Channel Protocol73
4.4.2	C/I Channel
4.5	Programming Indirectly Accessible Registers
4.5.1	Programming via Parallel Host Interface (see also section 3.3.2)83
5	Register Description
5.1	Interrupt Structure
5.2	Interrupt Status Registers

5.3	Indirectly Accessible Configuration and Control Registers
5.4	HDLC Controller Registers109
6	Firmware Features
6.1	Basic Functions
6.1.1	Firmware Version Number125
6.1.2	Software Reset
6.2	Audio Interfaces
6.2.1	Compressed Audio Protocols and Control of JADE128
6.2.1.1	Outband Control of JADE128
6.2.1.2	Compressed Audio Protocol with Outband Control
6.2.1.3	Compressed Audio Protocol with Inband Control
6.2.2	Uncompressed Data Protocol
6.2.3	Audio Interface Timings147
6.2.3.1	Uncompressed Data: Host IF
C O O O	Compressed Data: Host IF
6.2.3.2	Uncompressed Data: IOM IF Compressed Data: Host IF
6.2.3.3	Uncompressed Data: IOM IF
0.2.0.0	Compressed Data: Serial Audio Interface (SAI)
7	Electrical Specification
7.1	Absolute Maximum Ratings
7.2	Operating Conditions
7.3	DC Characteristics
7.4	Capacitances
7.5	Oscillator Circuit
7.6	XTAL 1,2 Recommended typical crystal parameters
7.7	AC Characteristics
7.7.1	Testing Waveform
7.7.2	Parallel Host Interface Timing
7.7.3	IOM-2 Interface Timing176
7.7.4	Serial Audio Interface Timing
7.7.5	External Memory Interface
7.7.6	Boundary Scan Timing
8	Package Outline

1 Introduction

1.1 Feature List



### **Functions**

- G.728 Compression/Decompression (16 kbps)
- G.722 Compression/Decompression for 7 kHz audio (64, 56, 48 kbps)
- G.711 Compression/Decompression (64 kbps)
- Digital sampling rate conversion (16kHz-8kHz) for G.722 audio with 8kHz Codec (bandwidth reduced to 3.4kHz)
- Accepts/outputs uncompressed audio in 16-bit linear format
- Uncompressed/compressed audio switchable between different interface combinations (IOM<sup>®</sup>/Serial Audio Interface, IOM/Host, Host/Host)
- Inband controlled H.221 oriented audio protocol, e.g. for direct serial connection to Videocodec (VCP of 8x8 Inc., formerly IIT Inc.)
- Outband controlled audio protocol with optimized data rate
- Stable reaction on interrupt handshake timing violations of e.g. a slow host (Windows PC)

### **System On-chip Functions**

- Two universal serial HDLC/transparent data controllers
- IOM-2 Monitor and C/I channels
- Generation of programmable system clock output
- Three programmable timers

### Interfaces

- 4-line IOM-2/PCM interface
- 5-line Serial Audio Interface, e.g. for connection to Videocodec/H.221 processor
- Parallel 8-bit Host Interface
- External Memory Interface to external SRAM with programmable waitstates (0 to 15), for development purposes only.

### Introduction

### Control

- Programmable via Parallel Host Interface
- Operating parameters and mode settings via a register bank
- Access to audio channels and HDLC/serial transparent data controllers from DSP or an external Host
- Interface to external software via a full-duplex 256-byte on-chip mailbox
- H.221 oriented inband configuration/mode switching

### General

- JTAG Boundary Scan (according to IEEE Std. 1149.1)
- Supply voltage: 3.4-3.8 V
- Additional 4.5 to 5.5 V supply for connection to 5-V systems without external components
- 0.5  $\mu m$  CMOS technology
- Ambient temperature range 0 °C to +70 °C
- P-TQFP-100 package

Туре	Ordering Code	Package
PSB 7280 V2.2	Q67101-H6780	P-TQFP-100

### 1.2 Overview

The PSB7280 Joint Audio Decoder Encoder (JADE) is a device which implements voice compression algorithms using the Low-Delay Code Excited Linear Prediction (LD-CELP) standard as defined in the ITU-T G.728 Recommendation and for 7 kHz voice using the Sub-Band Coded Adaptive Differential PCM (SBC-ADPCM) coding according to the G.722 Recommendation. In addition G.711 PCM audio coding is also supported.

Thus in the G.728 mode it compresses a digitized linear (128 kbit/s) voice signal into a 16 kbit/s bit stream, and vice versa. The algorithm is implemented in 16-bit fixed point arithmetic and complies with the newest fixed point specification set forth by the ITU.

In the G.722 mode it compresses the linear uncompressed (256 kbit/s) 7 kHz audio samples into a rate of 48/56/64 kbit/s, and vice versa.

The JADE finds applications in

- ISDN Videophones (H.320)
- Video Conference Systems
- Corporate Network voice concentrators, multiplexers and gateways
- Data-over-voice and Voice-over-data terminals.

Other potential application areas are:

- Networks (e.g. LANs) for packetized voice
- Digital Added Main-Line (DAML) & Digital Circuit Multiplication Equipment (DCME)
- Voice storage e.g. in PC based applications
- Message recording and distribution.

The interfaces of the JADE allow a seamless integration into IOM-2 based systems. After the circuit is set up in the proper mode of operation and parameter settings are programmed by a controlling software, the circuit runs independent of the rest of the system. Status and control information to/from the JADE can be transferred either inband the compressed audio data via the corresponding selected interface or outband using an 8-bit parallel host interface.

In a Videophone system using the 8x8 (formerly IIT) VCP (Video Codec and Multimedia Communications Processor) the Siemens PSB7280 can work standalone without the need of external initialization. The default configuration of the JADE is such, that no host is needed in this case and the full communication is done between the VCP and the Siemens PSB7280.

The voice compression algorithms are implemented by an embedded 16-bit fixed point Digital Signal Processor with all memories internal and no external memory needed.

Integration of these and other features, as well as perfectly matched interfaces with other ICs allows for the implementation of highly optimized, low cost system solutions e.g. for Videophones, Data-over-voice and Channel Multiplexing equipment.

### Introduction

For system integration, two serial HDLC/transparent data channels are implemented which can be serviced by an attached host (or the on-chip DSP). System functions and communication between the chip and an external controller is supported by a full-duplex 256-byte on-chip mailbox communication memory.


The circuit is offered in a Quad Flat Pack package with 100 pins (P-TQFP-100: size 14x14 mm, pitch 0.5 mm, height 1.4 mm).

**Note:** This Data Sheet gives a thorough description of the functions and hardware that forms the base of PSB 7280. It includes information (e.g. External Memory Interface) that is not needed for the PSB 7280 as a 'ready to use plug and play' G.728/G.722/G.711 audio compression device.

### PSB 7280, Preliminary


### Introduction

### 1.3 Logic Symbol



#### Introduction

### 1.4 Pin Configuration



### 1.5 Pin Description

### Parallel Host Interface

Pin No.	Symbol	Function	Descriptions
16	AD0	I/O	Address/Data Bus
15	AD1	I/O	
14	AD2	I/O	
13	AD3	I/O	
9	AD4	I/O	
8	AD5	I/O	
7	AD6	I/O	
6	AD7	I/O	
4	RD	I	Read. This signal indicates a read operation.
5	WR	I	Write. This signal indicates a write operation.
3	CS	I	Chip Select.
2	ALE	I	Address Latch Enable. A "high" on this line indicates an address on AD(0:7).
17	INTR	OD	Interrupt Real-time Interrupt output line for high priority interrupt status (Serial Audio Receive/Transmit, Serial HDLC data Receive/Transmit data) to host
18	INT	OD	Interrupt Request Interrupt output line for all other interrupt states.

### **IOM-2** Interface

Pin No.	Symbol	Function	Descriptions
23	DD	I/O/OD	Data Downstream on IOM-2/PCM interface.
22	DU	I/O/OD	Data Upstream on IOM-2/PCM interface.
21	DCL	I	Data Clock. Clock frequency is twice the data rate, or equal to the data rate.
20	FSC	I	Frame Sync. Marks the beginning of a physical IOM-2 or PCM frame.

### **Serial Audio Interface**

Pin No.	Symbol	Function	Descriptions
1	SCLK	I/O	Serial Clock. Serial clock for SR and ST.
100	SR	I/O	Serial Data Receive. Should be connected to $V_{SS}$ via a pulldown resistor if not used.
99	ST	I/O	Serial Data Transmit.
98	RFS	I/O	Audio Receive Frame Sync.
97	TFS	I/O	Audio Transmit Frame Sync.

### System Clocks

Pin No.	Symbol	Function	Descriptions
90	XTAL1	1	Crystal In or Clock In. If a crystal is used, it is connected between XTAL1 and XTAL2. If a clock signal is provided (via an external oscillator), this signal is input via XTAL1. In this case the XTAL2 output is to be left non-connected. The XTAL1 input has to be 50% duty cycle and must not exceed the voltage range between V <sub>SSA</sub> and V <sub>DDA</sub> .
91	XTAL2	0	Crystal Out. Left unconnected if a crystal is not used.
83	VREF	I	Connected to $V_{SSA}$ or $V_{DDA}$ if PLL is not used
82	RADJ	I	Connected to $V_{SSA}$ , $V_{DDA}$ or left open if PLL is not used
86	CLKO	0	Clock Out. Output clock of frequency equal to the internal frequency divided by a programmable factor.

### External Memory Interface (for development purposes only)

Pin No.	Symbol	Function	Descriptions
75	CA0	0	C-Bus Address.
73	CA1	0	Used for addressing ROM or RAM external to the chip.
69	CA2	0	Is to be left NC if not used.
67	CA3	0	
63	CA4	0	
61	CA5	0	
56	CA6	0	
54	CA7	0	
50	CA8	0	
48	CA9	0	
39	CA10	0	
37	CA11	0	
32	CA12	0	
30	CA13	0	

## PSB 7280, Preliminary

### Introduction

### External Memory Interface (for development purposes only) (cont'd)

Pin No.	Symbol	Function	Descriptions
26	CA14	0	
24	CA15	0	
76	CD0	I/O	C-Bus Data.
74	CD1	I/O	Data bus for external ROM or RAM. Is to be left NC if
70	CD2	I/O	not used.
68	CD3	I/O	
64	CD4	I/O	
62	CD5	I/O	
57	CD6	I/O	
55	CD7	I/O	
51	CD8	I/O	
49	CD9	I/O	
40	CD10	I/O	
38	CD11	I/O	
33	CD12	I/O	
31	CD13	I/O	
27	CD14	I/O	
25	CD15	I/O	
43	ĒĀ	1	External program Access enable When "high", an access to program address range (0000 <sub>H</sub> -7FFF <sub>H</sub> ) fetches an instruction from on-chip
			ROM. Access to 8000 <sub>H</sub> -FFFF <sub>H</sub> addresses external
			memory via the External Memory Interface. When "low", an access to 0000 <sub>H</sub> -FFFF <sub>H</sub> (including
			0000 <sub>H</sub> -7FFF <sub>H</sub> , normally reserved for on-chip software)
			accesses external program memory via the External Memory Interface.
47	CRD	0	C-Bus Read to external memories. Left NC if not used.
46	CWR	0	C-Bus Write to external memories. Left NC if not used.

### External Memory Interface (for development purposes only) (cont'd)

Pin No.	Symbol	Function	Descriptions
45	CPS	0	C-Bus Select line for external program memory. Left NC if not used.
44	CDS	0	C-Bus Select line for external data memory. Left NC if not used.

### **General Control**

Pin No.	Symbol	Function	Descriptions
96	CM0	1	Clock Mode
95	CM1	I	Must be set: CM0=Low and CM1=High.
85	SIO	I/O	Serial I/O line When programmed as input, a rising or falling (selectable) edge on this line may generate a maskable interrupt INT (host) or INT1 (DSP) When programmed as output, its state is directly controlled by the DSP or the host.
84	RESET	1	Reset input. Reset time: >1 msec

### Unconnected

Pin No.	Symbol	Function	Descriptions
19	NC	0	must be left unconnected in the board layout

### Test Interface (for boundary scan according to IEEE Std. 1149.1)

## (Boundary Scan Number: 10035083<sub>H</sub>)

Pin No.	Symbol	Function	Descriptions
81	TCLK	1	Test Clock (external pullup resistor required)
80	TMS	I	Test Mode Select (internal pullup resistor)
79	TDI	I	Test Data Input (internal pullup resistor)
78	TDO	0	Test Data Output

## PSB 7280, Preliminary

### Introduction

### **Power Supply**


Pin No.	Symbol	Function	Descriptions
11	V <sub>SS</sub>	I	Ground (common to $V_{DD}$ and $V_{DDP}$ )
29	V <sub>SS</sub>	I	
35	V <sub>SS</sub>	I	
42	V <sub>SS</sub>	I	
53	V <sub>SS</sub>	I	
59	V <sub>SS</sub>	I	
66	V <sub>SS</sub>	I	
72	V <sub>SS</sub>	I	
77	V <sub>SS</sub>	I	
88	V <sub>SS</sub>	I	
94	V <sub>SS</sub>	I	
12	V <sub>DD</sub>	I	Positive power supply voltage (3.4-3.8 V)
36	$V_{DD}$	I	
60	$V_{DD}$	I	
93	$V_{DD}$	I	
10	V <sub>DDP</sub>	I	Positive power supply voltage (4.5-5.5 V) for external
28	V <sub>DDP</sub>	I	interfaces
34	V <sub>DDP</sub>	I	
41	V <sub>DDP</sub>	I	
52	V <sub>DDP</sub>	I	
58	V <sub>DDP</sub>	I	
65	V <sub>DDP</sub>	I	
71	V <sub>DDP</sub>	I	
87	V <sub>DDP</sub>	I	
92	V <sub>SSA</sub>	I	Separate Ground (0V) for Clock Generation Unit.
89	V <sub>DDA</sub>	1	Separate positive power supply voltage (3.4-3.8 V) for Clock Generation Unit.

Semiconductor Group

### PSB 7280, Preliminary

### Introduction

### 1.6 Functional Block Diagram



Detailed description see chapter 2.

Semiconductor Group

### 1.7 System Integration


Example of integration in ISDN videophone:

The first example represents a low-cost solution for a desk-top stand-alone videophone that connects to an ISDN S0 bus (ISDN basic access).

The ISDN basic access consists of two 64 kbit/s so-called B-channels to carry user information (voice, data,..), and a separate 16 kbit/s D-channel primarily used for signalling. The video and audio are both compressed so that they are carried, along with additional control information, in the two B-channels, or 128 kbit/s.

The general aspects of videotelephony are covered by ITU-T H.320 recommendation. The video is compressed according to the H.261 (sometimes called "p x 64") or the H.263 recommendation.

For the ISDN videophone (H.320) the compressed video and audio signals are multiplexed together with additional synchronization and control information into two B-channels, which are separately switched via the network and thus have to be resynchronized at the other end. The multiplexing and resynchronization of the B-channels is specified by the H.221 recommendation (**see figure below**).




Using non-parametric compression techniques, audio can be compressed to 64 kbit/s PCM (logarithmical A- or  $\mu$ -law approximation for 3.1 kHz voice acc. to G.711) or 48/56/64 kbit/s Sub-Band Coded Adaptive PCM (for 7 kHz audio acc. to G.722). This leaves, however, only approximately 64 kbit/s for video on the ISDN which, at this rate, yields only a marginally good picture quality.

In order to make the best possible use of the total bandwidth and obtain the best possible video quality, the audio should require only a small fraction of the total data rate. This is

Semiconductor Group

made possible by using parametric compression techniques such as LD-CELP (16 kbps). Above all, the corresponding norm (G.728) is an internationally adopted standard, so that compatibility between equipment from different manufacturers is ensured.

A low-cost H.320 videophone solution for ISDN line as a PCI card for commercial PC's is shown in the **following figure**:



The JADE and the video codec chip (e.g. the Video Communication Processor "VCP" from 8x8 Inc.) constitute the heart of the videophone.

Both (together with the microcontroller 83C515) are connected to the PC via the PCI bus using PCI Bus Interface (e.g. the "VPIC" of 8x8 Inc.).

The JADE compresses/decompresses audio according to the ITU-T standards G.728, G.722 and G.711 and runs a fully inband controlled protocol on the interface to the video codec. It receives/transmits uncompressed audio via the IOM-2 interface from/to the ARCOFI-SP. The setup for this application is done automatically after a hardware reset, so no additional initialization by a host is required. Since the JADE has all its memories on chip, no external SRAM needs to be connected.

The ARCOFI-SP (Audio Ringing Codec Filter) is a hands-free codec for 3.1 kHz voice which performs detection and elaborate balancing of the received and transmitted audio to suppress undesirable effects due to acoustical feedback of the signal from the remote subscriber. The quality obtained is very close to that of echo-free full duplex conferencing.

The video is captured by a PAL/NTSC camera and digitized and demodulated e.g. by a standard SAA7110 which is directly connected to the video processor. Alternatively, a digital camera may be used, which can be connected directly to the video processor.

The video processor compresses and decompresses video according to the ITU-T standards H.261/263 and multiplexes/demultiplexes video, audio and data according to H.221. The video processor uses DRAMs and SRAMs to store data and program code.

When operating in the ISDN mode, the H.221 multiplexed data stream is sent via the two B-channels of the IOM-2 interface to the ISAC-S-TE (ISDN Subscriber Access Controller for S-interface) which transmits them to the ISDN according to I.430 S0 interface recommendation. The ISAC-S-TE also handles, together with the attached microcontroller (e.g. SAB83C515), D-channel Layer-2 and Layer-3 Call Control signalling.

The reverse functions are performed on the B-channels received from the network.

Instead of an S0, it is conceivable to implement any other Layer-1 interface just by replacing the ISAC-S-TE by an appropriate transceiver, e.g. by a transceiver for **2-wire** digital transmission ISAC-P PSB 2196 or ISDN Echo Canceller for 2B1Q.

To achieve "lip synchronization", the audio may be delayed with respect to the video. This is necessary because of the higher transmission delay suffered by the video signal, due to the elaborate H.261/263 video compression. A delay of approximately 0.5 seconds is enough in most practical cases. To make maximum use of the existing memory in the system, the delay is performed by the video processor with its external RAMs.

In videophone applications calling for high quality, 7 kHz wide-band audio, the PSB7280 can be switched to G.722 mode. In this case the rate of the compressed audio is 48, 56 or 64 kbit/s.

When decoding MPEG bitstreams, the audio D/A conversion is provided by a stereo audio DAC.


A reference board design for H.320 PC based videophones containing the chip set from Siemens AG and 8x8 Inc. are available and can be ordered from Siemens/8x8.

### **General Architecture and Functions**

### 2 General Architecture and Functions

### 2.1 Architecture

The following figure shows a sketch of the PSB 7280 architecture with its most important functional modules.



### Figure 1

The audio processing of the PSB 7280 is based on a 16-bit fixed point DSP core, **SPC** (Signal Processor Core).

The **Clock Generator** is responsible for generating the internal clocks for the SPC. A **Baud Rate Generator** provides an output clock of programmable rate.

The **Parallel Host Interface** is used to control the circuit through an associated host via interrupt handshake procedures. Alternatively, the circuit can be controlled via the Serial Audio Interface, thus enabling stand-alone applications to be implemented. Communication between the Host, if used, and the DSP is interrupt supported, via a full-duplex 256-byte on-chip **Communication Memory Mailbox**.

### **General Architecture and Functions**

Two receive and two transmit audio channels are provided. They are input/output on the **ISDN Oriented Modular** (IOM-2) or the **Serial Audio Interface** (SAI) interfaces in individually programmable time-slots. These channels are accessed from the DSP and/or the Parallel Host Interface.

The two **HDLC Controller** channels can be serviced by the DSP or the Parallel Host Interface. The serial data for the HDLC controllers are located in programmable time-slots on IOM-2 and/or SAI.

For development purposes, the **External Memory Interface** allows programs to be executed from an external memory and external data memory to be used.

### 2.2 Functions

### 2.2.1 Summary of the Functions

The main functions implemented by the PSB 7280 are:

- G.728 Compression/Decompression (16 kbps)
- G.722 Compression/Decompression for 7 kHz audio (64, 56, 48 kbps)
- G.711 Compression/Decompression (64 kbps)
- Digital sampling rate conversion (16kHz-8kHz) for G.722 audio with 8kHz Codec (bandwidth reduced to 3.4kHz)
- Uncompressed/compressed audio switchable between different interface combinations (IOM/Serial Audio Interface, IOM/Host, Host/Host)
- Inband controlled H.221 oriented audio protocol, e.g. for direct serial connection to Videocodec (VCP of 8x8 Inc., formerly IIT Inc.)
- Outband controlled audio protocol with optimized data rate
- Stable reaction on interrupt handshake timing violations of e.g. a slow host (Windows PC)

Details about these functions are given in **section 2.2.2**.

For more details on the hardware (necessary for a better understanding of some of the topics described in the present chapter), please refer to the other chapters of this Data Sheet.

### 2.2.2 Audio Functions and Supplementary Features

### General

The uncompressed/compressed audio is applied to the interfaces as follows:

Uncompressed Audio:	Compressed Audio:
IOM-2 (transparent)	SAI (H.221 oriented audio protocol or transparent)
IOM-2 (transparent)	Host IF (interrupt handshake protocol with minimized interrupt load for the host)
Host IF (interrupt handshake protocol)	Host IF (interrupt handshake protocol)

"Transparent" means that data is received/transmitted in a time-slot without protocol.

### 1. Full duplex G.728 encoding/decoding of one audio channel

Audio coding according to ITU-T G.728 fixed point recommendation using Low Delay Code Excited Prediction (LD-CELP, 16 kbps), offering toll quality audio. The postfilter of the G.728 may be switched on (offering a higher quality impression) or off (providing objective better S/N values).

### 2. Full duplex G.722 encoding/decoding of one audio channel

Audio coding for 7 kHz voice using the Sub-Band Coded Adaptive Differential PCM (SBC-ADPCM) algorithm according to the G.722 Recommendation.

### 3. Serial H.221 oriented audio protocol.

The PSB 7280 supports a serial H.221 oriented audio protocol for direct connection to a Videocodec (VCP of 8x8 Inc.). This protocol provides an outband synchronization of the audio bit streams by using block structures for the compressed audio data.

### Interfaces and Memory Organization

- 3 Interfaces and Memory Organization
- 3.1 Interfaces
- 3.1.1 IOM-2 Interface

#### **Electrical interface**

The IOM-2 interface is a 4-wire interface with two data lines (DD and DU, programmable open drain or push-pull), a data clock line (DCL input) and a frame sync signal (FSC input). The data clock is by default equal to twice the data rate ("Double rate"). However, DCL may be set equal to the data rate ("Single rate") by programming.

In terminal applications, the bit rate on the interface is normally 768 kbit/s, in line card applications it is 2048 kBit/s (for details, see IOM-2 Interface Reference Guide). However, the data rate may be different (between 16 kbit/s and 4.096 Mbit/s and the DCL rate correspondingly between 16 kHz and 4.096 MHz), since the interface can be considered as a general purpose TDM (Time-Division Multiplex) highway.

The total number of time slots on the interface is not explicitly programmed: instead, the FSC signal (at repetition rate 8 kHz) always marks the TDM physical frame beginning. **See figure below**.

#### Interfaces and Memory Organization

- DCL Bits on DU/DD are clocked out with the rising edge of DCL and latched in with the falling edge of DCL. Frequency 16 kHz to 4.096 MHz.
- FSC (8 kHz) Marks the beginning of the physical frame on DU and DD. The first bit in the frame is output after the rising edge of FSC. The first bit in the frame is latched in with the first falling edge after FSC has gone "high" if CRS=1, or after the second edge (at 3/4) if CRS=0.

### Interfaces and Memory Organization

### Channels

The following channels may be programmed on the IOM-2 interface: two receive audio channels, two transmit audio channels, one Monitor channel, two C/I channels, two receive and two transmit HDLC channels:

Audio receive 1 and receive 2 channels Audio transmit 1 and transmit 2 channels	Independently programmable on DD or DU, with programmable locations (start at bit 1512) and lengths (132 bits) w.r.t. FSC
Monitor channel	Programmable on DD(in)/DU(out) or DD(out)/DU(in), with programmable time-slot (3rd byte in multiplex 0,, 15) after FSC
Two C/I channels	Programmable on DD(in)/DU(out) or DD(out)/DU(in), with programmable length (4 or 6 bits) and position (4th byte in multiplex 0,, 15) after FSC
Two HDLC receive and transmit channels	Independently programmable on DD or DU, with programmable locations (start at bit 1512) and lengths (1256 bits) w. r. t. FSC

The transfer of voice samples is performed with the help of an interrupt with repetition rate 8 kHz derived from the FSC signal. A double-buffered register is provided for each channel, accessible from the DSP and from the parallel host interface. The double buffered register ensures that enough time is always provided for reading and writing data before an overflow/underflow occurs, independent of the location of the time-slots. Alternatively, the audio samples can be transferred between the DSP or Host and IOM-2 by using an interrupt generated when a programmable number (1...32) of bits are shifted out (number independent of the time-slot length on the line).

Outside the time slots where transmission takes place the DU and DD lines are in high impedance.


### **Interfaces and Memory Organization**

### 3.1.2 Serial Audio Interface

The Serial Audio Interface is a generic 5-line serial interface with the following lines:

SCLK	Serial bit clock	Input or Output
SR	Serial Receive	Input/Output
ST	Serial Transmit	Input/Output
RFS	Receive Frame Sync	Input or Output
TFS	Transmit Frame Sync	Input or Output.

The following figure shows an example where RFS is input and TFS is output.



#### Interfaces and Memory Organization

### SCLK Input or output

Bits on SR/ST are clocked out with the rising edge of SCLK and latched in with the falling edge of SCLK. When SCLK is programmed as output, it is derived from a programmable baud rate generator.

 RFS
 Input or output

 Marks the beginning of the physical frame on SR.

 When input:
 Sampled with a falling edge of SCLK

 When output:
 Clocked out with the rising or falling edge of SCLK (duration = 1 SCLK period).

 Repetition rate (continuous mode) or number of pulses (burst mode) is programmable

 TFS
 Input or output

 Marks the beginning of the physical frame on ST.

 When input:
 Sampled with a falling edge of SCLK

•	
When output:	Clocked out with the rising or falling edge of SCLK
	(duration = 1 SCLK period).
	Repetition rate (continuous mode) or number of
	pulses (burst mode) is programmable

SCLK is derived from the chip-internal DSP clock via a programmable baud rate generator (division factor 1, 2, 3, ..., 1024).

The Receive Frame Sync (RFS), when programmed as output, has two selectable modes of operation:

- In the continuous mode (CONT=1), pulses are continuously generated, separated by a distance 16\*(PRD+1) bits from each other, where PRD=0, ..., 255.
- In the **burst mode** (CONT=0), pulses are generated upon command a programmable number of times (REP+1: 1, ..., 1024), spaced 16 bits apart from each other.

The same applies to TFS when it is an output.

### Interfaces and Memory Organization

### Channels

Two Audio receive and transmit channels	Independently programmable on SR, ST, DU or DD with programmable locations (start at bit 1512) and lengths (132 bits) with respect to RFS/TFS
Two HDLC receive and transmit channels	Independently programmable on SR, ST, DU or DD with programmable locations (start at bit 1512) and lengths (1256 bits) with respect to RFS/TFS

### 3.1.3 Parallel Host Interface

<u>A multiplexed</u> address/data bus on the host interface is provided, with control signals  $\overline{CS}$ ,  $\overline{WR}$ ,  $\overline{RD}$ , ALE.

### 3.1.4 External Memory Interface

The External Memory Interface allows the connection of both program and data memories to the PSB 7280. The access to either type of memory is determined by the signals CPS and CDS, respectively. In standard applications, the External Memory interface used as a program memory interface is normally not needed, but is reserved for development purposes.

The upper 32k half ( $8000_{\text{H}}$ -FFFF<sub>H</sub>) of the address space is reserved for execution of software from external memory.

For executing software in the lower address range  $0000_{\text{H}}$ -7FFF<sub>H</sub>, a control line EA (External Access) determines whether program is fetched from internal or external memory. Thus, in standard applications, the EA line should always be "high".

The DSP program execution can be controlled from the outside by loading the PC-counter of the DSP via the Parallel Host Interface.

The External Memory Interface implements:

- protection against reading the internal ROM.

### Interfaces and Memory Organization

### 3.1.5 Clock Interface

The chip internal clock is derived from a crystal connected across XTAL1,2 or from an external clock input via pin XTAL1. The clock mode is controlled by the pins CM(1-0).

- CM(1-0)=00 Reserved.
- CM(1-0)=01 Reserved.
- CM(1-0)=10 The internal frequency is directly input via XTAL1(,2). When using a crystal, a 34.56 MHz crystal swinging at its basic harmonic has to be connected to XTAL1,2.
- CM(1-0)=11 Reserved.


After Reset the pin CLKO outputs the buffered XTAL1 frequency. Alternatively, CLKO can be programmed to output the frequency of a programmable divider (CKOS bit in register 2002h). Thus, a clock of frequency equal to the internal clock divided by a programmable baud rate factor  $(1, 2, 3, ..., 2^{19})$  can be generated.

### 3.2 Shared Memories

**Note:** In keeping with the note at the beginning of the previous section, the absolute addresses for the different internal register banks and memories are given here and in the rest of this Data Sheet both as seen from the host **and** from the embedded DSP, the latter information being included for the sake of completeness only.

### Directly Accessible Register Bank (DARB)

The Host accesses directly via its 8-bit address bus the so-called **Directly Accessible Register Bank (DARB)** located between DSP addresses 3000<sub>H</sub> and 30FF<sub>H</sub>.



This area is in turn divided into four blocks of 64 bytes each according to their functions:

- 1. Locations for reading and writing samples "in real time" from/to the serial interfaces (IOM-2 and Serial Audio Interface) Input/Output area
- 2. Area for communication between the host and the embedded DSP, for programming parameters and reporting status conditions **DSP/Host Com area**
- Register bank for HDLC Controller 1 accessed by host if HHA1 (Configuration bit) is "1" - HDLC1
- 4. Register bank for HDLC Controller 2 accessed by host if HHA2 (Configuration bit) is "1" HDLC2.

See figure below.

Host	DSP	MSB	LSB
C0h	30C0h	Unused	HDLC2
80h	3080h		HDLC1
40h	3040h		DSP/Host Com
00h	3000h		Input/Output

Not all the addresses in each of these 64-byte areas are used. The functions of the register banks are detailed in the following paragraphs.

### 3.3 Directly Accessible Register Bank

### 3.3.1 Input/Output Registers

This area contains the locations for receiving/transmitting real-time audio and data between the serial interfaces (IOM-2 and Serial Audio Interface) and the Host (or embedded DSP).

The PSB 7280 implements two receive and two transmit audio channels, denoted RC1,2 and XC1,2, respectively. Further, two receive and two transmit channels are provided to access the HDLC1,2 receiver input data and the HDLC1,2 transmitter output, respectively, called HR1,2 and HX1,2.

Transfer of audio samples is interrupt supported, whereby two possibilities are provided:

- interrupt status generated after a programmable number of bits (1, ..., 32) have been shifted in/out;
- interrupt indicating the start of a physical frame (normally at 8 kHz, either from FSC, RFS or TFS frame sync pulses): in this case the number of significant bits depends on the time-slot length programmed for that channel on the line (DU/DD/SR/ST).

The interrupt statuses may generate a maskable interrupt on the high priority interrupt lines INTR (Host) and/or INT0 (embedded DSP), respectively.


RC1, RC2, XC1, XC2, HR1, HR2, HX1, HX2 channel registers are located in the address range  $00_{H}$ -3F<sub>H</sub> for the Host, and in the memory mapped area  $3000_{H}$ -303F<sub>H</sub> for the DSP. The register banks for the Host and the DSP are physically separate from each other. The read registers and write registers are physically separate.

The addresses for these registers are such that a 32-bit sample can be accessed from the DSP via only two 16-bit read/write operations (16-bit data bus). From the Host, the access is byte by byte (8-bit data bus).

## List of registers:


- RC1: 32-bit register for audio receive channel 1 (read)
- RC2: 32-bit register for audio receive channel 2 (read)
- XC1: 32-bit register for audio transmit channel 1 (write)
- XC2: 32-bit register for audio transmit channel 2 (write)
- HRR1: 32-bit register for reading data from HDLC Receiver 1 input shift register
- HRW1: 32-bit register for writing data to be loaded into HDLC Receiver 1 input
- HXR1: 32-bit register for reading data from HDLC Transmitter 1 output
- HXW1: 32-bit register for writing data to HDLC Transmitter 1 output shift register
- HRR2: 32-bit register for reading data from HDLC Receiver 2 input shift register
- HRW2: 32-bit register for writing data to be loaded into HDLC Receiver 2 input
- HXR2: 32-bit register for reading data from HDLC Transmitter 2 output
- HXW2: 32-bit register for writing data to HDLC Transmitter 2 output shift register

#### Memory map:




#### Alignment of data for Audio channels:

The most significant bit is always the first bit received/transmitted. Therefore, if audio is processed in units of N bits (N programmable between 1 and 32), the alignment of the data for receive and transmit audio channels in the registers is as shown in the **figure below**.



# Alignment of data for HDLC/transparent serial data receiver and transmitter registers:

In the HDLC controllers the reception/transmission of most significant or least significant bit can be selected by control switches (RMSB, XMSB). Nevertheless, for serial data communication, the convention is that the least significant bit of user data is received/transmitted first. In order to have an identical format for the data in the serial controller input/output registers as in the FIFOs, the data is aligned in the registers as shown below (the available options for data unit sizes when pre/postprocessing HDLC/transparent data are: 1, 2 or 4 bytes).



## 3.3.2 DSP/Host Com Area

The DSP/Host communication area contains the registers to support hardware and software interrupts and special purpose registers that support communication between the embedded DSP and the Host, in particular for indirect programming of the Configuration and Control registers from the host (**see figure below**).

	DSP (1	l6 blt)	Host Addres	Host	(8 blt)
OSP Address	DSP Write	DSP Read	A0 - A7	ss Host Write	Host Read
			FFh	reserved	reserved
3076h MSB 3076h LSB	– Acknowledge registers –		77h 76h	- Acknowledge registers –	
3074h MSB 3074h LSB	– Interrupt Mask registers –	Interrupt registers	75h 74h	– Interrupt Mask registers –	- Interrupt registers
3072h MSB	Acknowledge register		73h	Acknowledge register	
3070h MSB 3070h LSB	– Interrupt Mask registers –	Interrupt registers	71h 70h	- Interrupt Mask registers —	Interrupt registers
			6Ch	reserved	reserved
			6Ah	reserved	reserved
3061h	Control DSP->Host MSB	Control Host->DSP MSB	61h	Control Host->DSP MSB	Control DSP->Host MSB
3060h	Control DSP->Host LSB	Control Host->DSP LSB	60h	Control Host->DSP LSB	Control DSP->Host LSB
3058h	IND Int. Status	INDB	58h	NDB	IND Int. Status
3050h	INHB	INH Int. Status	50h	INH Int. Status	INH
			4Ch	Mallbox I/O write (virt)	Mallbox I/O read (virt)
			4Ah	Mallbox write address	Mallbox write address
			48h	Mallbox read address	Mallbox read address
				Ext Mem Data high	
			46h	Ext Mem Data low Ext Mem Address High	
			45h 44h	Ext Mem Address High	
3041h	Reg Data DSP->Host	Reg Data Host ->DSP	41h	Reg Data Host ->DSP	Reg Data DSP->Host
3040h	RDY blt 0	Conf/Cont Reg Address	40h	Conf/Cont Reg Address	RI

The functions of these registers are described below.

## Indirect Access to Configuration and Control Registers

Writing of hardwired registers (Configuration and Control registers) in the DSP memory (from  $2000_{\text{H}}$  to  $203F_{\text{H}}$ ) can be effected through the Parallel Host Interface.

For the last case two directly accessible locations are provided in the DSP/Host Com area (Host addresses  $40_{\text{H}}$  and  $41_{\text{H}}$ ). A write operation in the first of these registers with

Semiconductor Group

a command (read/write) and a 6-bit address offset will cause the DSP to read or write a configuration/control register in address space  $2000_H$ - $203F_H$ . The second location (Host address  $41_H$ ) contains the data read/written from/to the requested location.

The procedure is described in the following figure.

		LSB	of DSP	Host Addr	ess Host		
DSP Addr	ess DSP Writ	e	DSP Read	A0 - A7	Host Write	Host Read	
3041h [	Reg Data DSP->	Host	Reg Data Host ->DSP	41h	Reg Data Host ->DSP	Reg Data DSP->	Host
3040h		RDY	Conf/Cont Reg Address	40h	Conf/Cont Reg Address		RDY
		bit 0					bit 0

For reading a register from address (2000 <sub>H</sub> + a5:0)	Host writes byte: 1 0 a5 a4 a3 a2 a1 a0 to address $40_{\text{H}}$ . This causes RDY bit to be set to 0. Internally, an RACC interrupt status (INT1 line) is generated to the DSP. Firmware: DSP reads address $3040_{\text{H}}$ , recognizes a "read" access (most significant bit = 1), fetches data from $(2000_{\text{H}} + a5:0)$ , writes into $3041_{\text{H}}$ and sets RDY bit (address $3040_{\text{H}}/40_{\text{H}})$ to "1". After polling RDY bit to be "1", the host can read the data from $41_{\text{H}}$ , and access $40_{\text{H}}$ for another operation.
For writing a register at address (2000 <sub>H</sub> + a5:0)	Host writes data into address $41_{\text{H}}$ . Host writes byte: 0 0 a5 a4 a3 a2 a1 a0 to address $40_{\text{H}}$ . This causes RDY bit to be set to 0. Internally, an RACC interrupt status (INT1 line) is generated to the DSP. Firmware: DSP reads address $3040_{\text{H}}$ , recognizes a "write" access (most significant bit = 0), fetches data from $3041_{\text{H}}$ , writes it into $(2000_{\text{H}} + a5:0)$ , and sets RDY bit (address $3040_{\text{H}}/40_{\text{H}})$ to "1". After polling RDY bit to be "1", the host can access $40_{\text{H}}$ for another operation.

#### Software Interrupts

For communication between the host software and the DSP software, the soft interrupt registers IND (from DSP to Host) and INH (from Host to DSP) can be used.

## Interrupt from Host to DSP

A write operation by the Host to address  $50_{H}$  (INH) causes a maskable INH interrupt status to be generated on INT1 to the DSP, and the Interrupt Host Busy bit INHB (address  $50_{H}$ , readable by host) to be set to "1". Having recognized an INH interrupt status, the DSP (firmware) reads address  $3050_{H}$  (INH). This read operation automatically resets the HINT interrupt status bit in the DSP Interrupt Status Register for INT1 (address  $3074_{H}$ ). The INHB bit can be written by the DSP again to "0" to indicate that it is ready to accept a new interrupt from the host, which it would usually (but not necessarily) do after it has read the INH register. The 16-bit Control register located at  $60/61_{H}$  ( $3060/3061_{H}$ ) may contain additional information for the DSP to read after an INH interrupt. Please refer to the specific interface procedures for details.

## Interrupt from DSP to Host

For a soft interrupt from the DSP to the host, the procedure is identical. In this case, the soft interrupt is a maskable interrupt on line INT. The interrupt vector is written by the DSP in address  $3058_{\rm H}$  (IND). Simultaneously, the Interrupt DSP Busy bit INDB (address  $58_{\rm H}$ , writable by host) is set to "1". Having recognized an IND interrupt status, the host reads address  $58_{\rm H}$  (IND), which automatically resets the DINT interrupt status bit in the Host Interrupt Status Register for INT (address  $75_{\rm H}$ ). The INDB bit can be written by the host again to "0" to indicate that it is ready to accept a new interrupt from the DSP. The 16-bit Control register located at  $60/61_{\rm H}$  ( $3060/3061_{\rm H}$ ) may contain additional information for the host to read after an IND interrupt. Please refer to the specific interface procedures for details.

## Registers for accessing the external memory

In normal operation, the program bus of the DSP is connected via the External Memory Interface to the external memory bus so that instructions are fetched from an external memory when an address between  $8000_{\text{H}}$  and  $\text{FFFF}_{\text{H}}$  is hit, if  $\overline{\text{EA}}$ ="High". If  $\overline{\text{EA}}$ ="Low", the whole address range is for off-chip programs.

If the bit LDMEM (see description of Configuration and Control Registers, Chapter 4) is set to "1" and bit DACC is "0" (see description of Configuration and Control Registers, Chapter 5.3), the External Memory Interface address and data buses are connected to the outputs of registers Address Low/High (at host address  $44/45_{\rm H}$ ) and Data Low/High (at host address  $46/47_{\rm H}$ ), respectively. This feature can be used to down-load programs into a memory connected to the PSB 7280.

When a write access to the Data High register (address  $47_{\text{H}}$ ) is detected, this activates the external memory interface write signal CWR for the duration of the host WR signal (independent of any possible wait states in NRW(3:0)).

Thus the host writes one word of data into an external memory by effecting the following write operations:

Write Address Low + High Write Data Low Write Data High (operation is carried out during this write cycle).

When LDMEM is "1", the  $\overline{CPS}$  signal is permanently active.

**Note:** When LDMEM is "0", the CPS signal is activated when a read access - program fetch - is performed on the external memory interface.

## Registers pertaining to the Mailbox

The function of these host registers is described in detail in the next section.

## Hardware Interrupt Registers

In the following the interrupts for the Host are listed, as well as, for completeness, those for the embedded DSP.

The interrupts are grouped so that the high priority interrupt statuses may cause a maskable interrupt on INTR ("Interrupts Real-time" for Host) and/or INT0 (DSP), and the lower priority interrupt statuses on INT (Host) and/or INT1 (DSP).

High priority interrupts (INTR/INT0):

FSC, RFS, TFS BFUL1, BFUL2, BEMP1, BEMP2, BFHR1, BFHX1, BFHR2, BFHX2 Lower priority interrupts (INT/INT1): T1, T2, T3 SAIN

HDLC1, HDLC2 HINT (to DSP) or DINT (to Host) RACC (to DSP only) MDR, MER, MDA, MAB, CIC1, CIC2


The active level of INTR and INT lines is "low", of INT0 and INT1 "high".

The interrupt line will remain active as long as an interrupt status (if unmasked) is not explicitly acknowledged, or the cause of the interrupt status has not been removed.

The registers for the interrupt status as well as the Configuration and Control registers (from address  $2000_{\text{H}}$  upwards) are treated in detail in **section 5**.


## 3.4 Mailbox

The Mailbox is implemented as physically two separate 256-byte memory blocks. Only LS bytes are used. One is read-only by the DSP and write-only by the host, the other is write-only by the DSP and read-only by the host.



Since the two memories are totally independent, data transfer from host to DSP can take place simultaneously with data transfer from DSP to host (full duplex operation).

The Mailbox is seen from the host as an I/O device. Thus, to read or write a byte in the Mailbox, the host accesses a single location (separate for read and for write Mailbox). The address is given by an address register directly programmable by the host. This address is autoincremented every time an access by the host to the Mailbox I/O address is performed. Thus, for sequential, fast access, the Mailbox is seen as a 256-byte, full duplex FIFO. For random accesses to the Mailbox the Host has to reprogram the address register(s). This is summarized in the following figure.



## I/O access from the host to the Mailbox (Summary):

## Read

Host programs the desired start address ( $00_H$  to FF<sub>H</sub>) into address register  $48_H$ .

Loop:

A read access from Host to  $4C_H$  gives the data from the current location in the read Mailbox pointed to by the address register in  $48_H$ .

The address register is autoincremented.

Go to Loop.

## Write

Host programs the desired start address ( $00_H$  to FF<sub>H</sub>) into address register  $4A_H$ .

Loop:

A write access from Host to  $4C_H$  writes the data into the current location in the write Mailbox pointed to by the address register in  $4A_H$ .

The address register is autoincremented.

Go to Loop.

(In the case of overflow, the address register  $48_{H}$  or  $4A_{H}$  wraps around to  $00_{H}$ .)

## Software handling of communication via Mailbox:

To indicate that data is ready to be read by the host/DSP, the DSP/host may use a general purpose 8-bit interrupt register located in the Host/DSP Comm section of the Directly Accessible Register Bank (DARB), associated with a 16-bit soft command and status word in the same area. This protocol is implemented in software. The same applies for indicating to the host/DSP that data has been read, in other words, the memory in one direction is free. See Example below for using the Mailbox involving a handshake protocol between the DSP and the Host.

Simultaneous read/write is not prohibited by hardware, but a handshake mechanism (via IND/INH software interrupt registers with optional Control Data) is implemented in software.

Procedure from Host to DSP (example):

## Host:

Write Mailbox (1 to 256 bytes) if free (released by DSP) Write word in Control register  $(60-61_{\text{H}})$  (e.g. number of bytes in Mailbox) Write 8-bit vector in INH Internally, this causes an INT1 interrupt to DSP, which recognizes a "soft interrupt" (firmware)

## DSP: services INT1 and acknowledges by writing an 8-bit vector in IND

Host: Read IND Jump into routine pointed to by IND: "Mailbox release" Write further data, etc.

### **Functional Blocks**

## 4 Functional Blocks

### 4.1 Oscillator and Baud Rate Generator

#### Clocking modes:

The Clock Generator generates the internal master clock derived from an input clock (or crystal) on pins XTAL(1:2).


Because of integrated decoupling capacitors, DC components of the input frequency on XTAL(1:2) are filtered out. Consequently, for a crystal input (nearly a sinusoid), an internal clock of nearly 50 % duty cycle results.

The clock mode is controlled by the pins CM(1-0):

CM(1-0)=00	Reserved
CM(1-0)=01	Reserved.
CM(1-0)=10	The internal frequency is directly input via XTAL1(,2). When using a crystal, a 34.56 MHz crystal swinging at its basic harmonic has to be connected to XTAL1,2.
CM(1-0)=11	Reserved.

For the clock generation unit a separate supply voltage pin ( $V_{\text{DDA}}$ ) and a separate ground pin ( $V_{\text{SSA}}$ ) are provided.

The block diagram of the clock circuitry is shown in the figure below.



#### **Functional Blocks**

For a proper initialization the required total length of the RESET is 1 msec.

**Note:** After a hardware reset, the JADE firmware needs to initialize its internal memories and interfaces. The time to do this is less than 10 msec. The user must take care to access the JADE only after this initialization phase is completed, i.e. 10 msec after the hardware reset.

#### Power-down:


The actual chip internal clock ("DSP clock") is gated with the PU bit in the General Configuration/Control register. Thus, when PU is set to "0" (either via the host or the DSP), clock distribution is stopped and the DSP is disabled. In this mode the power consumption is minimum (software power-down). Only an interrupt to the DSP (on INT0 or INT1) can restart the DSP clock.

The oscillator is not affected by the PU bit, but it is always active. Because of the reset procedure above, the initial state of the PU bit is "1".

### IOM-2 Clocks:

The IOM-2 clocking is provided by separate timing inputs DCL and FSC, independent of the other clocks.

The DCL clock frequency is either equal to the data rate on DD/DU (if Clock Rate Select bit CRS=1) or twice the bit rate (if CRS=0, default value after Reset). In the last case it is ensured that the internal IOM-2 bit clock has a phase such that output bits on DD/DU are correctly clocked out (**see figure below**).



## CLKO and Timers:

After Reset the auxiliary clock output CLKO outputs the buffered XTAL1 frequency. Alternatively, CLKO can be programmed (via CKOS bit in register 2002h) to output a frequency obtained from the DSP clock via a programmable baud rate generator (baud rate factor 1, 2, 3, ...,  $2^{19}$ ).


The wide range for the division factor for the CLKO output allows also for the possibility to use it as a time marker (period on the order of 10 ms to synchronize another device to the PSB 7280 time base).

Semiconductor Group

## PSB 7280, Preliminary

#### **Functional Blocks**

Timer T3 is derived from the **DSP clock** via a division by a programmable factor 1, ...,  $2^{14}$  with a prescaler of 256. This generates an interrupt status and a maskable interrupt on INT1, as an optional synchronous time base for the DSP software. Two timers T1 and T2 are provided, **derived from the 8 kHz FSC** (usually a high-precision clock locked to the central clock of the synchronous network, e.g. ISDN) with division factors (1, 2, 3, ..., 64) and (1, 2, 3, ..., 128), cascaded - yielding a time base of hundreds of  $\mu$ s to around a second.



**Functional Blocks** 

## 4.2 Audio and Data Reception/Transmission

The PSB 7280 supports a total of eight independent serial I/O-channels:

- two receive and two transmit audio channels, and
- two receive and two transmit data channels (pertaining to the two HDLC controllers).

The eight channels are transferred between the DSP and/or the Parallel Host Interface and one of the serial interface lines: DD or DU (IOM-2), or SR or ST (Serial Audio Interface SAI). The capacity of each channel is individually determined by programming the time-slot length on the selected serial interface line.


#### **Timing Generation**

The selection of the line for each of the channels is performed via SLIN1,0 (00: DU; 01: DD; 10: SR; 11: ST). The timing logic is driven by the bit clock and frame synchronization signals corresponding to the selected line. These are:

DCL(/2) and FSC	for DD and DU
SCLK and RFS	for SR
SCLK and TFS	for ST.

The IOM-2 timing signals are always inputs of the PSB 7280, i.e. the circuit is always a slave with respect to the IOM-2 interface.

The timing on the SAI lines SR and ST is either input or output. In the case where the timing is internally generated (i.e. the PSB 7280 functions as SAI master for SR and/or ST), a schematic diagram of the generation logic is shown in the **figure below**.



For the frame sync signal RFS and/or TFS, two basic modes of operation are provided:

## Case 1:

If control bit RCONT=1, pulses on RFS are continuously and periodically generated if ERFS (Enable RFS generation control bit in HDLC register bank) is set to "1", of one bit period length and spaced (PRD+1)\*16 bits apart, where PRD=0, 1, ..., 31.

**Note:** (It suffices that the ERFS bits in one of the HDLC Controller register banks is set to "1" in order for pulses to be generated.)

## Case 2:

If RCONT=0, a burst of REP+1 pulses on RFS is generated, of one bit period duration and spaced 16 bit periods apart when a start command is issued by setting the STR bit to "1". REP takes the a value in the range 0 to 1,023.

**Note:** (It suffices that the STR command in one of the HDLC Controller register banks is issued in order for the generation of pulses start.)

The same applies for TFS (control bits are ETFS and STX).

Example for For TFIN=0	TFS:		
TCONT=0:			
SCLK			
:	STX=1 command		
TFS (out)	16 per 15t (on a 16-bit bound	2nd	TREP+1
TCONT=1:			reset 16 bit
While ETFS	5=1:		periods later)
TFS (out)	<	<u>16x(TPRD+1) p</u>	oeriods (indefinitely)

The uses of these modes are as follows:

## Case 1:

When the timing is input, or when it is internally generated with TCONT=1, the interface can be used as a general Time-Division Multiplex highway with time-slots of programmable lengths and locations for audio and data.

#### Case 2:

When the timing is output with TCONT=0, the interface is typically used to transfer messages or blocks of compressed or uncompressed audio or data, preceded by a header of control information pertaining to the transferred data block and synchronous to it. The blocks can be received and transmitted using one of the HDLC Controllers in the transparent mode. An application of this mode of operation is the synchronous transfer of H.221 oriented data between the PSB 7280 and an attached VCP Videocodec – see corresponding Application Note: "The PSB 7280 in Videophone Application with the VCP").

## Audio Channel Transfer

As mentioned in **section 3**, all the serial channels (2 receive audio, 2 transmit audio, and two full-duplex HDLC/transparent data channels) can be transferred between one of the serial interfaces and the DSP or the host in a flexible manner.

The interface to each of the audio channels is a 32-bit wide shift register. In receive direction, when the shift register is filled to a programmable level (up to 32 bits), the whole 32-bit shift register is loaded into the receive channel read register set accessible from the DSP and from the host. Simultaneously, a maskable interrupt status is set. Similarly, in the transmit direction, transmit channel data is loaded from the write register pertaining to that channel (either from DSP or host register, as selected via a control bit) into the transmit shift register when a selectable number of bits have been shifted out.

The buffering of up to 32 bits reduces the reaction time of the DSP software.

As an alternative to this, the audio channel data can also be loaded from the shift register to the DSP/host registers (receive direction) and from the DSP/host registers into the shift register (transmit direction) at the occurrence of the frame sync pulse. In this case the number of significant bits in the registers is determined by the time-slot length programmed on the receive/transmit line. The DSP/host has 125  $\mu$ s to read/write the register while new data is assembled or the contents of the shift register are transmitted, during the following frame. (This option could be used for DSP software synchronized on the 8 kHz time base).

The audio channel registers, each of length 2 words/4 bytes, are (see section 3):

RC1 Receive channel 1	eive channel 1
-----------------------	----------------

- RC2 Receive channel 2
- XC1 Transmit channel 1
- XC2 Transmit channel 2

The relevant parameters for controlling the transfer of the audio channels are (independent for each channel):

EN	Enable channel
LMOD	Load Mode (either once per frame, or after LBIT bits have been received/transmitted)

LBIT Load Bits. Gives the number of bits (1 to 32) to be loaded, in multiples of the physical time-slot length.

The maskable interrupt status bits for controlling the transfer are:

Semiconductor Group


BFULBuffer full (RC1 or RC2)BEMPBuffer empty (XC1 or XC2)

or optionally:

FSC	Frame Sync interrupt (FSC)
RFS	Frame Sync interrupt (RFS)
TFS	Frame Sync interrupt (TFS).


In addition, the control bits HXA1 and HXA2 control whether the corresponding transmit channel is loaded into the shift register from the XC1/2 register accessible from the DSP (HXA=0) or from the host (HXA=1).

The block diagrams for the receive and transmit audio channels are shown in the **following figures**.



\* Load: Generated

- after detection of sync pulse (before sync pulse interrupt) if LMOD=0,
- or when LBIT bits (1 to 32) have been shifted into shift register, but before BFUL interrupt, if LMOD=1.



\*Load: Generated

- after detection of sync pulse (before sync pulse interrupt) if LMOD=0,
- or when LBIT bits (1 to 32) have been shifted out from shift register, but before BEMP interrupt, if LMOD=1.

#### Caption to the Figures:

In receive direction, the input data is loaded from the shift register into DSP accessible read registers and simultaneously into (physically separate) host accessible read registers.

In the transmit direction, data is loaded into the shift register from the transmit channel register accessible from the DSP (if HXA=0) or the register accessible from the host (if HXA=1). Two separate control bits HXA1 and HXA2 are provided for this purpose, for audio channel 1 and audio channel 2, respectively.

#### HDLC/Transparent Data Channel Transfer

The interface between the input of the HDLC/transparent data receiver and the DSP or host, and between the output of the transmitter and DSP or host is in each case a 32-bit long shift register.

In receive direction, when the shift register from the serial line is filled to a programmable level (1, 2 or 4), the whole 32-bit shift register is loaded into the HRR1/2 read register accessible from the DSP and from the host. Simultaneously, the contents of the HRW1/2 write register are loaded to the HDLC receiver input, after which a maskable interrupt status is generated. If the data in HRR1/2 is to be pre-processed, the HRW1/2 register should be written before the next 1, 2 or 4 bytes (programmable) have been shifted into the shift register.

Similarly, in the transmit direction, after 1, 2 or 4 bytes (programmable) are available from the HDLC transmitter output, they are loaded into the HXR1/2 read register accessible by the DSP and the host. The contents of the HXW1/2 write register are loaded into the serial output shift register. If the data in HXR1/2 is to be post-processed, the HXW1/2 register should be written before the next 1, 2 or 4 bytes (programmable) have been shifted out.

In receive direction, the data from the shift register is loaded into DSP accessible read registers and simultaneously into (physically separate) host accessible read registers. Data to the HDLC receiver is loaded from the transmit channel register accessible from the DSP (if HHR=0) or the register accessible from the host (if HHR=1). Two separate control bits HHR1 and HHR2 are provided for this purpose, for HDLC channel 1 and channel 2, respectively.

The HDLC/transparent data channel registers, each of length 2 words/4bytes, are (see section 3):

HRR1 I	HDLC Receive Read 1
--------	---------------------

HRR2 HDLC Receive F	Read 2
---------------------	--------

HRW1 HDLC Receive Write 1

HRW2 HDLC Receive Write 2

HXR1 HDLC Transmit Read 1

HXR2 HDLC Transmit Read 2

- HXW1 HDLC Transmit Write 1
- HXW2 HDLC Transmit Write 2.

The relevant parameters for controlling the transfer of the HDLC/transparent data channels are:


LMOD(1:0)	Load Mode (access byte by byte without delay, or access in 1, 2 or 4 byte units with a corresponding serial data delay)
HHR	Access to HDLC/transparent data receiver input from DSP (HHR=0) or from host (HHR=1)
HHX	Access to HDLC/transparent data output shift register from DSP (HHX=0) or from host (HHX=1).

The access right to the receiver and transmitter input/output from the DSP or the host (determined bits HHR1,2 and HHX1,2) is independent of who is allowed to service the HDLC controller (determined by bits HAH1,2).

The maskable interrupt status bits for controlling the transfer are:


- BFHR Buffer full for HDLC receiver (new data can be read from HRR and written into HRW)
- BFHX Buffer full for HDLC transmitter (new data can be read from HXR and written into HXW)

The block diagrams for the receive and transmit HDLC Controller channels are shown in the **following figures**.



#### Caption to the Figure:

The data from the shift register is loaded into DSP accessible read registers and simultaneously into (physically separate) host accessible read registers. Data to the HDLC receiver is loaded from the transmit channel register accessible from the DSP (if HHR=0) or the register accessible from the host (if HHR=1). Two separate control bits HHR1 and HHR2 are provided for this purpose, for HDLC channel 1 and channel 2, respectively.



## Caption to the Figure:

The data from the HDLC transmitter is loaded into DSP accessible read registers and simultaneously into (physically separate) host accessible read registers. Data is loaded into the shift register from the transmit channel register accessible from the DSP (if HHX=0) or the register accessible from the host (if HHX=1). Two separate control bits HHX1 and HHX2 are provided for this purpose, for HDLC channel 1 and channel 2, respectively.

The access right to the receiver and transmitter input/output from the DSP or the host (determined bits HHR1,2 and HHX1,2) is independent of who is allowed to service the HDLC controller (determined by bits HAH1,2).

## Note on Time-Slots of HDLC/Transparent Data Communication Controllers

If a time-slot is still active (either in receive or transmit direction) when a new frame sync pulse is detected, the programmed length of the time-slot is not reduced but the time-slot remains active until its end. However, the time-slot count logic for the new frame starts immediately at the detection of the new frame sync pulse. A new time-slot can start immediately after the currently active time-slot has been closed, thus permitting a permanent reception or transmission ("time-slot length" = "distance between two consecutive frame sync's").

The case where "time-slot length" > "distance between two consecutive frame sync's" should not occur.

#### Note on Latency of HDLC/Transparent Serial Data

When a HDLC receiver is enabled (via bit RAC), the HDLC receiver is clocked with the serial interface clock even outside the selected time-slot. However, the logic at the input of the HDLC receiver is only clocked with the serial clock during the selected time-slot. Consequently, N bits are loaded into HRR register from the serial line after N clock edges inside the selected time-slot (N is equal to 8, 16 or 32 depending on LMOD). Similarly, data from HRW register is loaded into HDLC receiver only after a certain number of clock edges inside the selected time-slot have occurred. The latency (delay) of received data from the input pin to the HDLC FIFO is given in the following as a function of LMOD ("clocks" means the number of clock edges inside the active time-slot:

- LMOD=00 9 clocks LMOD=01 17 clocks LMOD=10 33 clocks
- LMOD=11 65 clocks.

These latencies have to be taken into account in systems where the serial clock is not continuous but is immediately disabled after the last serial data bit is clocked into the input register.

The same latencies apply in the case of the data from the output of the HDLC transmitter to the serial output pin.

## 4.3 HDLC Controller

The two internal HDLC controllers of the PSB 7280 can be independently serviced

- either via the Parallel Host Interface
- or by the DSP (SPC).

### Important Notes:

- 1. From the point of view of the end user/system manufacturer, only the servicing of the HDLC controllers via the host is of relevance, since the servicing via the DSP is done by on-chip firmware invisible to the end user.
- 2. If the packet oriented protocol on the Serial Audio Interface used in videophone applications with the VCP (from 8x8, Inc.) videocodec is needed, the HDLC1 controller is serviced by the on-chip firmware, in other words, it cannot be accessed by the host: only HDLC2 controller will then be available to the user.

The servicing of the HDLC controller(s) via the host and via the embedded DSP are exclusive of each other. The access to the register banks of the two HDLC controllers is determined by the "HDLC Controller Access from Host" bits HAH1 (for HDLC1) and HAH2 (for HDLC2):

- When HAHx is 0, the SPC is allowed to access the HDLC register bank, and the Host interface bus is disconnected from the HDLC controller;
- When HAHx is "1", the Host is allowed to access the HDLC register bank, and the SPC data bus is disconnected from the HDLC controller.


The address spaces of the two HDLC controllers for the Host interface bus and for the SPC data bus is shown in the **following figure** (see also section 5: HDLC Controller Register Description):

Host Address A0 A7		DSP Address			
lf HAH1=1	If HAH2=1	If HAH1=0	If HAH2=0	MSB	LSB
	FFh		30FFh		
BFh	C0h	30BFh	: 30C0h		HDLC2
80h		308FN 3080h			HDLC1

In the rest of this paragraph, for the sake of simplicity, a reference to "Host" (or "Host software") implies HDLC driver software running on a Host (e.g. provided by the user) or on the DSP (e.g. firmware).

#### **HDLC** Applications

The integrated HDLC controller opens the way for numerous applications that may be realized with the PSB 7280 in a very cost-effective manner. Some of the more obvious are:



For non-HDLC serial protocols, the transparent mode of the HDLC controllers can be used.

Semiconductor Group

- (a) D-channel handling in point-to-point configurations, e.g. on Digital Circuit Multiplication Equipment.
- (b) Packetized voice e.g. with G728.

## Functions of the HDLC Controllers:

The HDLC controllers perform the following functions:

### In HDLC mode:

Bit level functions:

- Flag generation/detection
- Zero bit insertion/deletion after 5 ones
- CRC generation/check
- Abort generation
- Inter-frame time fill generation.

Programmable features for HDLC transmission:

- Idle ("1") or flag ("01111110") as inter-frame time fill
- CRC generated yes/no (if no, the frame is closed with a closing flag only).
- CRC according to CCITT polynomial of order 16 or 32:

CRC-16:  $x^{16}+x^{12}+x^5+1$ (checksum: 1D0F<sub>H</sub>) CRC-32:  $x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2+x+1$ (checksum: C704DD7B<sub>H</sub>)

Programmable features for HDLC reception:

- CRC written in receive FIFO yes/no
- CRC according to CCITT polynomial of order 16 or 32 (common with transmitter).

Reception of back-to-back frames and consecutive frames with a shared flag, as well as flags with shared "0"s is possible.

## HDLC frame format:

The HDLC transmitter starts an HDLC frame with a flag. It continues with the data from the XFIFO (including the address). The end of a frame is indicated by a closing flag preceded by the 16/32-bit CRC checksum or by an abort sequence. When no frame is being transmitted inter-frame time-fill "1" or "flags" is transmitted during the programmed time-slot. Outside the selected time-slot, the output line is in "high impedance" state.

The HDLC receiver hunts for flags which are not followed by another flag or an abort sequence. It stores the information - including the address field - in the RFIFO until the end of the frame is detected. The status of the received frame (CRC status, end of frame condition etc.) is reported via a status byte which is stored in the RFIFO immediately following the last byte of the frame, and, simultaneously, in a register.

## In transparent mode:

In this mode, data is received and transmitted fully transparently without HDLC framing. The received data is stored in the receive FIFO so that byte alignment in the FIFO corresponds to byte alignment in the serial time-slot (if the length of the time-slot is a multiple of 8 bits). Similarly, in transmit direction the byte alignment in the FIFO corresponds to the time slot boundaries in the transmit time-slot, if its length is a multiple of 8 bits. When the transmit FIFO is empty, idle ("1") is transmitted during the active time-slot. Outside the selected time-slot, the output line is in "high impedance" state.

## Details on the operation of the HDLC receiver

The HDLC receive FIFO size is 2\*32 bytes. One half of the FIFO is connected to the receiver shift register while the second half is accessible from the controlling software.


The status bits pertaining to the HDLC receiver are:

	<u> </u>					
RPF	Receive Pool Full					
	32 byte	32 bytes of a frame have arrived in the receive FIFO. The frame has not yet				
	been completely received.					
RME	Receive Message End					
		One complete frame of length less than 32 bytes, or the last part of a frame at				
		east 32 bytes long is stored in the receive FIFO, including the status byte.				
		The number of bytes stored is given by RBC bits 0-4.				
RFO		Receive Frame Overflow				
	Indicat	ndicates that a frame has been lost because the FIFO was full at the				
	recepti	reception of the beginning of a frame.				
RBC	Receiv	Receive Byte Count register (RBCH, RBCL), 16 bits wide. Total number of				
		s in received frame, including the status byte.				
RSTA	Receive Status Register. Contains the following information:					
	VFR	Valid Frame: indicates whether the frame length is a multiple of a				
	RDO	Receive Data Overflow. At least one byte of the frame has been lost				
		because it could not be stored in the FIFO.				
		ODO sharely connect (1) on incompart (0)				
	CRC	CRC check: correct (1) or incorrect (0).				
	RAB	Receive Message Aborted by the remote station (7 consecutive "1"s				
		received), yes (1) or no (0).				

The HDLC receiver is controlled by the following bits:

RAC	Receiver Active Sets the receiver in an active state, where the receiver hunts for an opening flag. In transparent mode, when RAC is set to "1", storage of bytes in the receive FIFO starts time-slot aligned (if the receive time-slot length is a multiple of 8 bits).
RMC	Receive Message Complete Acknowledges a previous RPF or RME status. Frees the FIFO pool for the next received frame or part of a frame.
RMD	Receive Message Delete Reaction to an RPF interrupt. The remaining part of the frame is to be ignored by the receiver (which goes into the "hunt" mode); the receive FIFO is cleared of that frame.
RRES	Receiver Reset Resets the HDLC receiver, which goes into an idle state (RAC cleared), clears the receive FIFO and aborts any HDLC frame being received.

In the case of a frame of length less than 64 bytes, the whole frame may be stored in the receive FIFO. After the first 32 bytes have been received, the HDLC controller prompts via RPF the controlling software to read data from the FIFO. When the data has been read, the FIFO is released by issuing the RMC command, after which the rest of the frame, when ready, is made available (**see figure below**).



When a frame is not longer than 32 bytes, the whole frame is received in one block. The reception of the frame is reported via the RME interrupt status. This interrupt status is also generated when the final part of a frame longer than 32 bytes has been written in the FIFO.

The Receive Status Register (RSTA) contains the status pertaining to the current frame (Data Overflow yes/no, CRC Check, Abort yes/no). This status byte is also appended in

the receive FIFO after the last data byte of the corresponding frame. The number of valid bytes (including the status byte) stored in the receive FIFO can be read out from the Receive Byte Count register. The receive frame status and receive byte count information is valid after the occurrence of the RME interrupt status, and remains valid until the software issues an acknowledgement via RMC.

In the case of frames at least 64 bytes long, the controlling software will repeatedly be prompted by RPF to read out the FIFO in blocks of 32 bytes (except the final block). After reading each data block, it is acknowledged RMC, which releases the FIFO. The availability of the remainder block of length 0 to 31 bytes (excluding the status byte) is reported via RME instead of RPF.

In the case of several consecutive short frames, the number of frames that can be stored is only limited by the FIFO size. After an RME interrupt status, one frame is available in the FIFO for reading. Through the RMC command the next frame is copied in the accessible half and the corresponding space is freed in the upper (inaccessible) half.

Bits 0-4 of the RBC register represent the number of bytes stored in the RFIFO. Bits 5-15 indicate the total number of 32-byte blocks which were stored before the reception of the remainder block.

If a frame cannot be stored due to a full FIFO, the RFO interrupt status is generated.

The RMD command is used to disable the reception of the rest of a frame after the controlling software has checked that the frame is to be discarded (e.g. because of a wrong address, or because of inability to process it).

Note: No length check (minimum or maximum) is performed on the receive frame.

#### Details on the Operation of the HDLC Transmitter

The transmit FIFO size is 2\*32-bytes. One half is connected with the transmit shift register while the other half is accessible via the controlling software.

The interrupt status bits pertaining to the HDLC transmitter are:

- XPR Transmit Pool Ready One data block may be entered into the transmit FIFO.
   XDU Transmit Data Underrun. Transmitted frame was terminated with an abort sequence because no data was available in the transmit FIFO and yet no XME command has been issued.
- ALLS All Sent. When "1", indicates that the last bit has been transmitted and that the XFIFO is empty (in either HDLC or transparent mode).

The following status bits are provided:


XDOV Transmit Data Overflow Indicates that more than 32 bytes have been written into the transmit FIFO

The HDLC transmitter is controlled by the following bits:

- XF Transmit Frame Initiates transmission of an entire frame, or part of one (up to 32 bytes).
   XME Transmit Message End Indicates that after the transmission of data from the FIFO pool, the frame is to be closed with a closing flag (and possibly a CRC checksum).
- XRES Transmitter Reset.
   Resets the HDLC transmitter, clears the transmit FIFO, aborts any HDLC frame being transmitted and generates an XPR status after the command has been completed.

After up to 32 bytes have been written to the FIFO, transmission is started by issuing the XF command. The opening flag (in the case of HDLC) is generated automatically. The HDLC controller requests another data block by an XPR interrupt status if there are no more than 32 bytes in the FIFO and the frame close command bit XME has not been set. To this the software responds by writing another pool of data and issuing a transmit command XF for that data. If transmission of earlier data (or of a previous frame) is still underway when a new transmission command XF is issued, software access to the FIFO is blocked until the first transmission is completed (**see figure**). When XME bit is set, all

remaining bytes in the FIFO are transmitted, the CRC field and the closing flag of the HDLC frame are appended and the HDLC controller generates a new XPR interrupt.



The host does not necessarily have to transfer a frame in blocks of 32 bytes. As a matter of fact, the sub-blocks issued by the host and separated by an XF command, can be between 0 and 32 bytes long.

If the transmit FIFO runs out of data and the XME command bit has not been set, the frame is terminated with an abort sequence (seven "1"s) followed by inter-frame time fill, and the host will be advised by a Transmit Data Unterrun (XDU) interrupt status.

## 4.4 IOM-2 Functions

The IOM-2 functions supported by the PSB 7280 are:

- Layer 1 functions in terms of the frame structure supporting any number n of 4-byte multiplexes (n=1, ..., 16), the number is implicitly determined by the DCL clock (see section 2)
- One Monitor channel of programmable location
- Two C/I channels.

See figure below.


## **Monitor Channel**

	Multiplex 0		Multiplex 1		Multiplex 15 (maxin	num)
DU/DD	Data M	/R,MX	Data	MR,MX	 Data	

#### **Parameters:**

- SLIN=0: Monitor transmit data on DU, receive data on DD
- SLIN=1: Monitor transmit data on DD, receive data on DU
- CH(0:3): Monitor channel in 3rd byte of multiplex 0, ..., 15 (common to receive and transmit channel) (CH(0:3)=0001 in the example)

### C/I Channels (2 independent channels)



#### **Parameters:**

- SLIN=0: C/I channel transmit data on DU, receive data on DD
- SLIN=1: C/I channel transmit data on DD, receive data on DU
- CH(0:3) C/I channel in 4th byte of multiplex 0, ..., 15, common for receive and transmit channel (CH(0:3)=0001 in the example)
- CIL: C/I channel length is 4 bits (0) or 6 bits (1)
- DLL: Double last look yes (1) or no (0)

#### 4.4.1 Monitor Channel Protocol

#### Use of Monitor Channel

In the case where a *local host* is present, the Monitor channel may be used e.g. for data exchange between the local host and another controller attached to the IOM-2 bus. For this the basic Monitor channel protocol as explained in this section is sufficient.

**Note:** The Monitor channel protocol is not implemented **on-chip** on the PSB 7280. The Monitor channel protocol has to be implemented via the host: this allows the implementation of data exchange with a remotely located controller.

#### **General Description of Monitor Channel Protocol**

The Monitor channel consists of 8 bits for the Monitor Data channel (MON) and 2 bits for the flow control (MX and MR). The transmitter controls the Monitor Data channel and the MX bit on one line while evaluating the condition of the MR bit on the other line. The receiver evaluates the MX bit of one line and latches its Monitor Data value. It controls the MR bit of the other line. The Monitor channel protocol is shown in the figure below.

The hardware performs reception and transmission of Monitor channel messages (packets) byte by byte under software control.

The received and transmitted Monitor channel bytes are stored in the Monitor Data Transmit (MONX) register and Monitor Data Receive (MONR) register, respectively.

The software controls the monitor channel via two control bits in the Monitor channel Control Register:

MRC MR bit Control

MXC Monitor channel Transmitter Control.

The Monitor channel status is reported to the software via four bits in the Monitor channel Status register:

- MDR Monitor channel Data Received
- MER Monitor channel End of Reception
- MDA Monitor channel Data Acknowledged
- MEA Monitor End of Acknowledgement
- MAB Monitor channel Abort.

#### Inactivity

The transmitter indicates its inactivity with the idle state of the MX bit (1) and by transmitting the value  $FF_H$  (or high impedance) in the Monitor Data channel. The receiver responds to this inactivity via the idle (1) condition of the MR output bit.


#### Monitor packet transfer

The message transfer starts when the transmitter transmits the value of the first byte of the Monitor Data channel and sets the MX bit to its active state (0). The MX bit remains active until the receiver acknowledges the data or the transmitter software aborts the transmission. The receiver recognizes the change of the MX bit to the active state and latches the contents of the Monitor Data channel. Since the Monitor channel address is always transmitted as the first byte of a message, all receiving devices compare (per hardware or software) the first value with their own address. If a device recognizes its address it acknowledges the data by changing its MR bit to the active state (0).

The transmitter recognizes this change and can now transmit the next byte of the message. This is done by transmitting the value in the Monitor Data channel and setting the MX bit to the inactive, idle (1) state for one frame and then changing it back to the active (0) state. The receiver recognizes the transition of MX from the inactive to the active state and latches the contents of the Monitor Data channel.

The receiver acknowledges the data transfer by setting the MR bit to the inactive (1) state for one frame and then back to the active (0) state. This procedure is repeated until all the data is transferred. Once the receiver has acknowledged the last value the transmitter switches its MX bit and the Monitor channel into the idle (1) state. The receiver recognizes this idle state after it has received two consecutive frames with an idle MX bit and will then set its own MR bit in the idle (1) state.

The transmitter recognizes the change of the MR bit and indicates the idle condition after the second frame. If the receiver wants to abort a transmission, then it will set its MR bit into an idle (1) condition. The transmitter recognizes the abort condition after the second frame with an idle MR bit and switches its MX bit and the Monitor Data channel to idle.



**Note:** For simplification of the diagram the states of MX and MR are shown as "0" or "1" during the entire 125-µs frame without regard to the bit positions they actually occupy.

#### Software handling of Monitor channel transmission


The idle state of the transmitter is maintained when the MXC (Monitor channel Transmit Control) bit is 0. In order to transmit the first byte, its value is written into the MONX (Monitor channel Transmit) Register. After the MXC bit is set to 1, the Monitor channel hardware sends the byte from MONX and controls the MX bit accordingly (MX:1 $\rightarrow$ 0). When the hardware detects the acknowledgment from the other end (received MR bit=0), it will set the MDA (Monitor Data Acknowledged) bit. When this is detected by the software, it writes the next byte in MONX register. This byte is sent and the MX bit controlled accordingly. The acknowledgment by the other end is again indicated by the MDA status bit. This procedure is repeated until all the data is transmitted. After the last MDA status the software sets the MXC bit back to 0 and the transmit channel including the MX bit returns to the idle state.

If an abort request from the receiving end is detected by the hardware, the MAB (Monitor channel Abort) status bit is set.

In the PSB 7280 the Monitor channel transmitter implements the so-called **Maximum speed** option of this protocol, whereby the acknowledgment of every byte (except the first) by the receiving end is anticipated. This means that an MDA interrupt status is generated as soon as the received MR bit is detected to go from 0 to 1. Transmission of the next byte is started as soon as the software has reacted to this interrupt. Thus a maximum transfer speed of 32 kbit/s can be obtained.

Each data byte is transmitted at least twice (only twice if the receiver is fast enough so that the transmitter works at maximum speed), namely once when MX is 1, and once when MX is 0 in the next frame. The only exception is the first byte, which is transmitted in three consecutive frames (where MX=1, 0, 0, respectively).

In order for the transmitter to recognize that the receiver has correctly acknowledged the last byte, the interrupt status MEA is set after the received MR bit is received at 1 in two consecutive frames (interrupt status different from MAB). The condition for generating an MEA interrupt status is the **recognition of a MR=0, 1, 1 sequence when MXC=0**.



The top figure shows the general case, the bottom figure the maximum speed case.

#### Software handling of Monitor channel reception

The receiver of the Monitor channel is controlled via the MRE bit. As long as the MRE bit is zero, no evaluation of the received MX bit is done. If the MRE bit is set to 1, then the Monitor channel hardware waits for a start of a Monitor packet. When the start of a packet is recognized with a Monitor byte matching monitor receive address, acknowledgement can be enabled by the software by setting the MR Control bit MRC

to 1. The hardware performs acknowledgement by setting the transmitted MR bit to 0. Upon the reception of the next byte the hardware sets the MDR status bit. When the Monitor byte is read from the MONR register, this byte is acknowledged via transmit MR=0. Every new byte is similarly indicated by the MDR status, and acknowledged after a read of the MONR register. If the hardware recognizes the end of a packet, it indicates this via the MER status (MRE=1).

The receiver of the PSB 7280 does not perform a double-last-look check on the received data (i.e. compare the data received while MX=0 with the data in the previous frame with MX=1).


When MRC=0, it is made sure that the receiver only receives the first byte of a packet and does not latch any further bytes in MONR until the beginning of the next packet.


Thus the conditions for latching the first byte of a packet is:

(MRE=1) & (MX=0 after having been 1 in at least two consecutive frames).

Any further bytes are latched into MONR only if:


(MRE\*MRC=1) & (previously received byte has been read from MONR register) & (MX=0).





### **Monitor Channel Data Transfer**

A hardware model of the Monitor channel is shown below.



\*) MRC has to be "1" and MONR has to be read before any new value from the same packet is loaded into MONR. Thus, while MRC=0, only the first byte of a packet is loaded into MONR.

Semiconductor Group

### 4.4.2 C/I Channel

The two C/I channels are controlled via the C/I Transmit (CIX) and C/I Receive (CIR) registers, the C/I channel Enable (CIEN) and the C/I Change (CIC) interrupt status bit.

In addition, an Awake (AWK) control bit is provided. When this bit is set to "1", the output line is unconditionally "low" until AWK is set to "0" again. This bit is used in ISDN terminal applications to "wake up" the IOM-2 interface, i.e. to require clocking to be generated on DCL and FSC by an upstream circuit – typically an ISDN S-Bus Access Controller ISAC-S.

When the AWK bit is set to "0", the output line is released only after the next FSC pulse has been detected, to avoid sending an invalid code in the outgoing C/I channel. The same applies for the CIEN bit, which is also synchronized with the FSC signal. C/I data reception and processing begins only after the first FSC pulse following a transition of CIEN to 1. AWK overrides any data normally transmitted during the C/I time-slot even if CIEN=1. When CIEN (synchronized with FSC) is "0" and AWK (synchronized with FSC) is "0", the outgoing C/I channel is permanently in high-impedance state.

The block diagram of the C/I channel handler is shown below.

In the receive direction, a change is recognized without using Double Last Look (DLL=0).

#### Without Double Last Look

A change in received C/I channel is recognized after a new value is recognized once.

The new value is loaded into CIR for the DSP to read, and a CIC interrupt status is generated.


If further changes in receive C/I code take place before a previous changed value in CIR has been read, the changed values are not loaded in CIR.

When the first changed value is read by the DSP, the latest changed value is loaded in CIR and a CIC interrupt status is generated anew. Any possible changes that occurred between the first and the latest are thus lost.

# SIEMENS

## C/I Channel Data Transfer

The block diagram of the C/I channel handler is shown below.



\*) Read of the old changed value is the condition of loading of a new changed value. Thus, when several changes occur before the first changed value has been read, only the first and the last change are available.

#### 4.5 **Programming Indirectly Accessible Registers**

Registers in the memory mapped (DSP X-data RAM) area from  $2000_{\text{H}}$  upwards are read and written:

– via the Parallel Host Interface by using two registers (Conf/Cont Reg Address Register at address  $40_H$  /  $3040_H$  and Conf/Control Reg Data Register at address  $41_H$  /  $3041_H$ )

#### 4.5.1 Programming via Parallel Host Interface (see also section 3.3.2)

For writing a Configuration/Control register (addresses  $2000_{H}$ - $203F_{H}$ ), the host writes in the Data register the data byte to be written and in the Address register the write command:

Bit 7							Bit 0
0	0	A5	A4	A3	A2	A1	A0

where A(5:0) gives the offset of the register to be written. This causes an RACC (Register Access) interrupt status to the DSP. The DSP software transfers the Data byte to the requested address  $2000_{\text{H}}$  + A(5:0) and writes the RDY bit (least significant bit of address  $40_{\text{H}}/3040_{\text{H}}$ ) to "1" again (which was set to "0" by hardware at the time of writing of the Address register). By sensing the state of bit RDY the host is able to start a new access to Address and Data registers when the DSP is ready.

For reading a Configuration/Control register (addresses  $2000_{H}$ - $203F_{H}$ ), the host writes in the Address register the read command:

E	Bit 7							Bit 0
	1	0	A5	A4	A3	A2	A1	A0

where A(5:0) gives the offset of the register to be read. This causes a RACC (Register Access) interrupt status to the DSP. The DSP software transfers the contents of the requested address  $2000_{\text{H}}$  + A(5:0) into the Data register and writes the RDY bit to "1".

#### **Register Description**

#### 5 Register Description

#### 5.1 Interrupt Structure

As explained in **section 3**, the interrupt statuses are grouped on two interrupt lines, "high priority" and "low priority" interrupts, respectively. They are:

#### High Priority Interrupts (INTR)

FSC, RFS, TFS BFUL1, BFUL2, BEMP1, BEMP2, BFHR1, BFHX1, BFHR2, BFHX2

#### Lower Priority Interrupts (INT):

T1, T2, T3 SAIN HDLC1, HDLC2 DINT MDR, MER, MDA, MEA, MAB, CIC1, CIC2

Corresponding interrupt status register exist for the internal DSP.

The interrupt status registers are physically separate for the Host and for the DSP. Thus, when an interrupt status is generated, the interrupt status bit is set in both registers.

The interrupt status disappears from the interrupt status register when the cause of the interrupt status is removed by the software, or the interrupt is explicitly acknowledged.

Whenever possible, an interrupt status is made to disappear when the cause of that interrupt status is removed (example: in/out audio data channel interrupts), in order to spare the explicit writing of an acknowledge register address. In other cases the interrupt statuses are explicitely acknowledged by writing a "1" in a virtual acknowledge register. The only exception to this are the interrupt statuses of the HDLC controllers, which are cleared by reading the interrupt status register of the respective controller.

The interrupt status bits (with the exception of the HDLC interrupt status) have individual mask bits which have no influence on the setting of the interrupt status bits, but only on the generation of the interrupt on the interrupt line. When the mask bit is 0, the generation of the interrupt for the corresponding interrupt status on line INTR or INT is prevented.

SIEMENS


## 5.2 Interrupt Status Registers

#### **Register Map for Host Interrupts**

Host Interrupt Status for INTR:

	Bit 15							Bit 8
71 <sub>H</sub>	FSC	RFS	TFS					
	<b>D</b> // <b>J</b>							
	Bit 7	1	1	1	1	1	1	Bit 0
70 <sub>H</sub>	BFUL1	BFUL2	BEMP1	BEMP2	BFHR1	BFHX1	BFHR2	BFHX2
FSC	FSC dete							
RFS	RFS dete	ected						
TFS	TFS dete	ected						
BFUL1	Receive channel 1 sample of programmable length (132 bits) available in RC1							
BFUL2	Receive RC2	channel 2	sample o	f program	mable ler	ngth (13	2 bits) ava	ilable in
BEMP1	Transmit channel 1 sample of programmable length (132 bits) can be written in XC1							
BEMP2	Transmit channel 2 sample of programmable length (132 bits) can be written in XC2							
BFHR1	HDLC 1 HR1	receiver s	hift registe	er can be	read and/	or written	(1, 2 or 4	bytes) in
BFHX1	HDLC 1 i in HX1	transmitte	r shift reg	ister can b	e read an	id/or writte	en (1, 2 or	4 bytes)
BFHR2	HDLC 2 receiver shift register can be read and/or written (1, 2 or 4 bytes) in HR2						bytes) in	
BFHX2	HDLC 2 transmitter shift register can be read and/or written (1, 2 or 4 bytes) in HX2.							

#### **Interrupt Mask Registers:**



A "0" in a bit position masks the corresponding interrupt (default value, i.e. after Reset). The mask bit affects only the generation of the interrupt, but not the interrupt status bit from being set.

#### Acknowledge Register:


	Bit 15					Bit 8
73h	FSC	RFS	TFS			

The interrupt status bit is reset when the host writes a "1" in the corresponding bit position.

The other interrupt status bits are reset when the input/output registers are read or written:


- BFUL1 Reset when RC1 (any of 00-03<sub>H</sub>) is read
- BFUL2 Reset when RC2 (any of 04-07<sub>H</sub>) is read
- BEMP1 Reset when XC1 (any of 00-03<sub>H</sub>) is written
- BEMP2 Reset when XC2 (any of 04-07<sub>H</sub>) is written
- BFHR1 Reset when HRR1 (any of 10-13<sub>H</sub>) is read
- BFHX1 Reset when HXR1 (any of 14-17<sub>H</sub>) is read
- BFHR2 Reset when HRR2 (any of 18-1B<sub>H</sub>) is read
- BFHX2 Reset when HXR2 (any of 1C-1F<sub>H</sub>) is read.

### Host Interrupt for INT:




- T1 Timer T1 expired
- T2 Timer T2 expired
- T3 Timer T3 expired
- SAIN Serial Audio Input Interrupt (from SIO line)
- DINT Software interrupt from DSP
- HDLC1 Interrupt from HDLC Controller 1
- HDLC2 Interrupt from HDLC Controller 2
- MDR Monitor Channel Data Received
- MER Monitor Channel End of Reception
- MDA Monitor Channel Data Acknowledged
- MEA Monitor End of Acknowledgment
- MAB Monitor Channel Abort Request
- CIC1 C/I Channel 1 Change
- CIC2 C/I Channel 2 Change.

#### Interrupt Status Mask Register:



A "0" in a bit position masks the corresponding interrupt (default value, i.e. after Reset). The mask bit affects only the generation of the interrupt, but not the interrupt status bit from being set. Undocumented mask bits must be always set to "0".

#### Acknowledge Register:



The interrupt status bit is reset when the host writes a "1" in the corresponding bit position. The other interrupts are acknowledged as follows:

- DINT Reset when IND Int. Status register is read
- HDLC1 Reset when HDLC Controller 1 interrupt register is read
- HDLC2 Reset when HDLC Controller 2 interrupt register is read
- MDR Reset when MONR register is read
- CIC1 Reset when CIR1 register is read
- CIC2 Reset when CIR2 register is read.
- **Note:** Since no direct access to the MONR, CIR1 and CIR2 registers for the host is allowed (these registers are in the Configuration and Control Register area 2000<sub>H</sub> upwards), they are read using the procedure via Address and Data registers as decribed in **section 2** in principle giving the host the possibility to handle the Monitor and C/I channels via the DSP.

## 5.3 Indirectly Accessible Configuration and Control Registers

#### Summary:

Addr	Register name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2000 <sub>H</sub>	Chip Version Nr					VN3	VN2	VN1	VN0
2001 <sub>H</sub>	External Memory	LDMEM	CAEN		DACC	NRW3	NRW2	NRW1	NRW0
2002 <sub>H</sub>	General Config	PU	CRS	CKOEN	CKOS	ODS	CKOBR18	CKOBR17	CKOBR16
2003 <sub>H</sub>	CLKO Baud Rate2	CKOBR15	CKOBR14	CKOBR13	CKOBR12	CKOBR11	CKOBR10	CKOBR9	CKOBR8
2004 <sub>H</sub>	CLKO Baud Rate1	CKOBR7	CKOBR6	CKOBR5	CKOBR4	CKOBR3	CKOBR2	CKOBR1	CKOBR0
2005 <sub>H</sub>	SAI Mode						SCKIN	PRSC9	PRSC8
2006 <sub>H</sub>	SCLK Baud Rate	PRSC7	PRSC6	PRSC5	PRSC4	PRSC3	PRSC2	PRSC1	PRSC0
2007 <sub>H</sub>	RFS Mode	RFIN	RCONT	RFE				RREP9	RREP8
2008 <sub>H</sub>	RFS Per/Rep Rate	RREP7	RREP6	RREP5	RPRD4/ RREP4	RPRD3/ RREP3	RPRD2/ RREP2	RPRD1/ RREP1	RPRD0/ RREP0
2009 <sub>H</sub>	TFS Mode	TFIN	TCONT	TFE				TREP9	TREP8
200A <sub>H</sub>	TFS Per/Rep Rate	TREP7	TREP6	TREP5	TPRD4/ TREP4	TPRD3/ TREP3	TPRD2/ TREP2	TPRD1/ TREP1	TPRD0/ TREP0
200B <sub>H</sub>	SIO Config						SAIO	SOUT	SINTC
200C <sub>H</sub>	Timer 1	T1EN		T15	T14	T13	T12	T11	T10
200D <sub>H</sub>	Timer 2	T2EN	T26	T25	T24	T23	T22	T21	T20
200E <sub>H</sub>	Timer 3 Mode	T3EN		T313	T312	T311	T310	T39	T38
200F <sub>H</sub>	Timer 3	T37	Т36	Т35	T34	Т33	T32	T31	T30
2010 <sub>H</sub>	HDLC Cntr Access							HAH1	HAH2
2011 <sub>H</sub>	Rec Audio Ch1 Cfg	EN	SLIN1	SLIN0	LEN4	LEN3	LEN2	LEN1	LEN0
2012 <sub>H</sub>	Rec Audio Ch1 TS	TS8	TS7	TS6	TS5	TS4	TS3	TS2	TS1
2013 <sub>H</sub>	Rec Audio Ch1 Mode	TS0	LMOD	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0	
2014 <sub>H</sub>	Rec Audio Ch2 Cfg	EN	SLIN1	SLIN0	LEN4	LEN3	LEN2	LEN1	LEN0
2015 <sub>H</sub>	Rec Audio Ch2 TS	TS8	TS7	TS6	TS5	TS4	TS3	TS2	TS1
2016 <sub>H</sub>	Rec Audio Ch2 Mode	TS0	LMOD	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0	
2017 <sub>H</sub>	Tx Audio Ch1 Cfg	EN	SLIN1	SLIN0	LEN4	LEN3	LEN2	LEN1	LEN0

Addr	Register name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2018 <sub>H</sub>	Tx Audio Ch1 TS	TS8	TS7	TS6	TS5	TS4	TS3	TS2	TS1
2019 <sub>H</sub>	Tx Audio Ch1 Mode	TS0	LMOD	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0	НХА
201A <sub>H</sub>	Tx Audio Ch2 Cfg	EN	SLIN1	SLIN0	LEN4	LEN3	LEN2	LEN1	LEN0
201B <sub>H</sub>	Tx Audio Ch2 TS	TS8	TS7	TS6	TS5	TS4	TS3	TS2	TS1
201C <sub>H</sub>	Tx Audio Ch2 Mode	TS0	LMOD	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0	НХА
201D <sub>H</sub>	HDLC1 Ser Rec Path				SLIN1	SLIN0	LMOD1	LMOD0	HHR
201E <sub>H</sub>	HDLC1 Ser Tx Path				SLIN1	SLIN0	LMOD1	LMOD0	ННХ
201F <sub>H</sub>	HDLC2 Ser Rec Path				SLIN1	SLIN0	LMOD1	LMOD0	HHR
2020 <sub>H</sub>	HDLC2 Ser Tx Path				SLIN1	SLIN0	LMOD1	LMOD0	ННХ
2021 <sub>H</sub>	Mon Ch Config				SLIN	MONCH3	MONCH2	MONCH1	MONCH0
2022 <sub>H</sub>	Mon Ch Cntr						MRE	MRC	MXC
2023 <sub>H</sub>	IC Mon Channel Id	MAD7	MAD6	MAD5	MAD4	MAD3	MAD2	MAD1	MAD0
2024 <sub>H</sub>	Monitor Tx/Rec	MONR7/ MONX7	MONR6/ MONX6	MONR5/ MONX5	MONR4/ MONX4	MONR3/ MONX3	MONR2/ MONX2	MONR1/ MONX1	MONR0/ MONX0
2025 <sub>H</sub>	C/I Ch Mode					CIEN1	AWK1	CIEN2	AWK2
2026 <sub>H</sub>	C/I Ch 1 Config		SLIN	CICH3	CICH2	CICH1	CICH0	CIL	DLL
2027 <sub>H</sub>	C/I Ch 2 Config		SLIN	CICH3	CICH2	CICH1	CICH0	CIL	DLL
2029 <sub>H</sub>	C/I Channel 1			CIR5/ CIX5	CIR4/ CIX4	CIR3/ CIX3	CIR2/ CIX2	CIR1/ CIX1	CIR0/ CIX0
202A <sub>H</sub>	C/I Channel 2			CIR5/ CIX5	CIR4/ CIX4	CIR3/ CIX3	CIR2/ CIX2	CIR1/ CIX1	CIR0/ CIX0

#### Note:

VN(3:0)	Read only (hardwired)
MAD(7:0)	Loaded from AD(7:0) at reset, may be written thereafter
MONR	A read of MONR acknowledges MDR interrupt status (for Host and for DSP)
CIR	A read of CIR acknowledges the C/I Change CIC int status (for Host and for DSP)

#### **Description of Configuration and Control Registers**

Unless otherwise indicated, all register bits are initialized to "0" after a hardware reset.

During the initialization phase the firmware does a re-programming on the following registers of the configuration/control block to setup the default configuration for the communication with a video-processor (see section 6.2.3.3), i.e. the hardware reset values given in the register description below are overwritten by the following values:

Address	Data	Description
2006 <sub>H</sub>	1B <sub>H</sub>	SCLK Baud Rate = 34.56 MHz / 28 = 1.23 MHz
2011 <sub>H</sub>	8F <sub>H</sub>	Receive Uncompressed Audio: DU line, 16 bit linear
2012 <sub>H</sub>	10 <sub>H</sub>	Position of first bit in time slot: 32
2013 <sub>H</sub>	42 <sub>H</sub>	Interrupt generated after 2 samples of 16 bits stored
2017 <sub>H</sub>	AF <sub>H</sub>	Transmit Uncompressed Audio: DD line, 16 bit linear
2018 <sub>H</sub>	10 <sub>H</sub>	Position of first bit in time slot: 32
2019 <sub>H</sub>	42 <sub>H</sub>	Interrupt generated after 2 samples of 16 bits stored
201D <sub>H</sub>	10 <sub>H</sub>	HDLC1 receiver connected to SR line
201E <sub>H</sub>	18 <sub>H</sub>	HDLC1 transmitter connected to ST line

When read, register bits that are not in use (or reserved for future use) are not defined, i.e. their value may be either "0" or "1".

Chip Version Value after res	<b>Number Register</b> et: 01 <sub>H</sub>	Read	Address 2000 <sub>H</sub>
VN(3-0)	Version Number of Chip		
External Mem Value after res	<b>ory Interface Register</b> et: 00 <sub>H</sub>	Read/Write	Address 2001 <sub>H</sub>

LDMEM	Load Memory. If LDMEM=0, the external memory interface is connected with the program bus. It is used for connecting an external software RAM or EPROM.
	If LDMEM=1, the external memory interface address and data buses are connected to the outputs of registers Address Low/High (at host address 44/45 <sub>H</sub> ) and Data Low/High (at host address 46/47 <sub>H</sub> ),
	respectively. This mode is used to download a program into an external RAM.
CAEN	If EA=1 and LDMEM=0: Enable address lines (CA bus) to external SRAM for program/data fetch; no meaning in other cases 0: CA bus switched off, no program/data fetch possible (Reset value) 1: CA bus active, external program/data fetch possible
DACC	<ul> <li>Data Access, selects program or data memory connected to</li> <li>SRAM-interface</li> <li>0: program memory connected (Reset value)</li> <li>1: data memory connected, can be written by using "MOV" instruction,</li> </ul>
	must be read by using "MOVP"
NRW(3-0)	Number of Wait States for External Interface The number of Wait states is NRW (1111 <sub>B</sub> =0 wait states, 0000 <sub>B</sub> =15 wait states), takes the
	value 0000 <sub>B</sub> after reset. SRAM connected for development purpose
	should be capable of zero wait states.

General C	Configuration Register	Read/Write	Address 2002 <sub>H</sub>
Value afte	r reset: B0 <sub>H</sub>		
PH	Powerlin		

ΓŪ	I Ower	Ο <b>ρ</b>		
	0	The DSP clock is turned off. It can be started again with a DSP interrupt		
	1	Normal operation This is the value of PU after a hardware reset.		
CRS	Clock Rate Select			
	0	Input DCL is twice the bit rate on IOM-2		
	1	Input DCL is equal to the bit rate on IOM-2		
CKOEN	CLKO	Enable		

	0	CLKO disabled (output high-impedance), CLKO generator initialized and idle.		
	1	Enables generation of CLKO (value during and after Reset		
	Note:	When PU is "0" and CKOEN of the PSB7280 are in the h		
CKOS	Source	e clock for CLKO output pin		
	0	Internal DSP system clock is CLKO	s input for divi	der connected to
	1	CLKO outputs the buffered 2 e.g. additional JADEs (value		-
ODS	Open	drain select for IOM DU and	DD lines:	
	0	DD and DU are Open Drain	(Reset value)	)
	1	DD and DU are Push-Pull		
CKOBR (18-16)	Most s DSP c	ignificant bits of baud rate div lock	vision factor f	or CLKO output from
<b>CLKO Baud R</b> Value after rese		gisters	Read/Write	Address 2003 <sub>H</sub> /2004 <sub>H</sub>
value allei lest	er. 00H			
CKOBR(15-0)	Less significant bits of baud rate division factor for CLKO output from DSP clock			or CLKO output from
Serial Audio Ir	nterfac	e Signal Register	Read/Write	Address 2005 <sub>H</sub> -200A <sub>H</sub>
Value after reso	et: 00 <sub>H</sub>			
SCKIN	Serial	Clock In		
	0	SCLK is an output		
	1	SCLK is input		
PRSC(9-0)	Presca	rescaler		
		SCLK is derived from the DSP clock by division through PRSC+1 (1 to 1024)		
RFIN	RFS In			

	0	RFS is an output		
	1	RFS is input		
RCONT	Continuous generation of RFS pulses			
	0	A number of pulses (spaced 16-bit periods from each other) equal to RREP+1 (1,, 1024) is generated upon an STR command (see HDLC/transparent data controller register description)		
	1	When ERFS bit is "1" (see HDLC/transparent data controller register description), continuous pulses on RFS are generated, spaced RPRD+1 (1,, 32) 16-bit words from each other.		
RFE	RFS C	Clock Edge		
	0	When RFS is generated by the PSB 7280 (=output), it changes its state at the rising edge of the SCLK clock		
	1	When RFS is generated by the PSB 7280 (=output), it changes its state at the falling edge of the SCLK clock.		
RPRD(4-0)/	Period of RFS pulse generation			
RREP(9-0)	Number of repetition of pulses When RCONT=0, RREP(9-0) gives the number of pulses (RREP+1) to be generated, spaced 16 bits apart (up to 1024 pulses). When RCONT=1, RPRD(4-0) gives the spacing of continuously generated pulses in 16-bit word increments (up to 32).			
TFIN	TFS Ir	1		
	0	TFS is an output		
	1	TFS is input		
TCONT	Continuous generation of TFS pulses			
	0	A number of pulses (spaced 16-bit periods from each other) equal to TREP+1 (1,, 1024) is generated upon an STX command (see HDLC/transparent data controller register description)		
	1	When ETFS bit is "1" (see HDLC/transparent data controller register description), continuous pulses on TFS are generated, spaced TPRD+1 (1,, 32) 16-bit words from each other.		
TFE	TFS C	Clock Edge		
	0	When TFS is generated by the PSB 7280 (=output), it changes its state at the rising edge of the SCLK clock		

Address 200B<sub>H</sub>

1 When TFS is generated by the PSB 7280 (=output), it changes its state at the falling edge of the SCLK clock.

Read/Write

- TPRD(4-0)/ Period of TFS pulse generation
- TREP(9-0)Number of repetition of pulsesWhen TCONT=0, TREP(9-0) gives the number of pulses (TREP+1) to<br/>be generated, spaced 16 bits apart (up to 1024 pulses).<br/>When TCONT=1, TPRD(4-0) gives the spacing of continuously<br/>generated pulses in 16-bit word increments (up to 32).

#### **SIO Configuration Register**

Value after reset: 00<sub>H</sub>

SAIO	Serial Audio Interr	upt line In/Out
------	---------------------	-----------------

- 0 SIO line is an input
- 1 SIO line is an output
- SOUT Serial Audio Out value. If SAIO=1 (SIO is output), value of SIO line (clocked out with the rising edge of SCLK)
- SINTC Serial Audio Interrupt Configuration
  - 0 If SIO is programmed as input (SIO=0), a falling edge on SIO causes an interrupt, if unmasked
  - 1 If SIO is programmed as input (SIO=0), a rising edge on SIO causes an interrupt, if unmasked.

#### Timers

Read/Write Address 200C<sub>H</sub>-200F<sub>H</sub>

Value after reset: 00<sub>H</sub>

T1EN	Timer 1 Enable				
	0	Stops the timer and initializes it			
	1 Enables the timer.				
	When T1EN=1, the timer generates continuously a pulse of one FSC period width with a repetition rate determined by T1.				
T1(5-0)	Timer	1			

	Gives the division factor for Timer 1 generation, starting from FSC (divided by 1 to 64)			
T2EN	Timer 2 Enable			
	0 Stops the timer and initializes it			
	1 Enables the timer.			
	When T1EN=1 and T2EN=1, the timer expires periodically with a period determined by T1 and T2.			
T2(6-0)	Timer 2			
	Gives the division factor for Timer 2 generation, starting from Timer 1 output (divided by 1 to 128)			
T3EN	Timer 3 Enable			
	0 Stops the timer and initializes it			
	1 Enables the timer.			
	When T3EN=1, the timer generates continuously a pulse of one clock width with a repetition rate determined by T1.			
T3(13-0)	Timer 3 Gives the division factor for Timer 3 generation, starting from DSP clock (1 to 16384 prescaler 256).			

HDLC Controller Access Register	Read/Write	Address 2010 <sub>H</sub>
Value after reset: 00 <sub>H</sub>		

HAH1	Host Access to HDLC Controller 1

- 0 The DSP services the HDLC controller (register set including FIFOs is inaccessible from Host)
- 1 The Host services the HDLC controller (register set including FIFOs is inaccessible from DSP).

This bit determines the access to the register area of the HDLC controller 1; it is independent of the HHR and HHX bits which determine the access from DSP or Host to the HDLC serial input and output, respectively.

HAH2 Host Access to HDLC Controller 2

- 0 The DSP services the HDLC controller (register set including FIFOs is inaccessible from Host)
- 1 The Host services the HDLC controller (register set including FIFOs is inaccessible from DSP).

This bit determines the access to the register area of the HDLC controller 2; it is independent of the HHR and HHX bits which determine the access from DSP or Host to the HDLC serial input and output, respectively.

#### **Receive Audio Channel 1**

Read/Write Address 2011<sub>H</sub>-2013<sub>H</sub>

Value after reset: 00H

EN	Enable			
		tive (0), no clock is generated for this channel, must be set to 0 configuration of receive audio channel 1		
SLIN(1-0)	Select	Line		
	00	Channel time-slot on DU (frame sync FSC, clock DCL or DCL/2)		
	01	Channel time-slot on DD (frame sync FSC, clock DCL or DCL/2)		
	10	Channel time-slot on SR (frame sync RFS, clock SCLK)		
	11	Channel time-slot on ST (frame sync TFS, clock SCLK)		
LEN(4-0)	Length of channel time-slot Channel time-slot length in bits = LEN+1 (1,, 32 bits)			
TS(8-0)	Time	Time slot position		
	Positio	on of first bit of time-slot from frame sync (0,, 511)		
LMOD	Load Mode			
	0	Sample of length LEN+1 loaded into read register (from frame-1) at the occurrence of frame sync		
	1	(LBIT+1)*(LEN+1) bits are loaded into read register when ready (for software to be accessed via a "Buffer Full" interrupt status)		

LBIT(4-0) Load Bits Number of bits in aggregates of (LEN+1) loaded into read register when ready, if LMOD=1. The number of bits loaded is equal to (LBIT+1)\*(LEN+1), the corresponding interrupt status is BFUL1. Note: Since the number of bits is 32 maximum, the value of the product (LBIT+1)\*(LEN+1) shall not exceed 32.

Receive Audio Channel 2			Read/Write	Address 2014 <sub>H</sub> -2016 <sub>H</sub>		
Value after res	et: 00 <sub>F</sub>	ł				
EN	Enabl	е				
		tive (0), no clock is generate g configuration of receive aud		inel, must be set to 0		
SLIN(1-0)	Selec	t Line				
	00	Channel time-slot on DU (f DCL/2)	rame sync FS	C, clock DCL or		
	01	Channel time-slot on DD (f DCL/2)	rame sync FS	C, clock DCL or		
	10 Channel time-slot on SR (frame sync RFS, clock SCLK)					
	11	Channel time-slot on ST (fr	ame sync TFS	S, clock SCLK)		
LEN(4-0)	•	Length of channel time-slot Channel time-slot length in bits = LEN+1 (1,, 32 bits)				
TS(8-0)		Time slot position Position of first bit of time-slot from frame sync (0,, 511)				
LMOD	Load	Mode				
	0 Sample of length LEN+1 loaded into read register (from frame-1) at the occurrence of frame sync					
	1	(LBIT+1)*(LEN+1) bits are (for software to be accessed)		0		
LBIT(4-0)	Load	Bits				
	Number of bits in aggregates of (LEN+1) loaded into read register when ready, if LMOD=1. The number of bits loaded is equal to (LBIT+1)*(LEN+1), the corresponding interrupt status is BFUL2.					

**Note:** Since the number of bits is 32 maximum, the value of the product (LBIT+1)\*(LEN+1) shall not exceed 32.

Transmit Audio Channel 1			Read/Write	Address 2017 <sub>H</sub> -2019 <sub>H</sub>		
Value after res	et: 00 <sub>H</sub>					
EN	Enabl	e				
	in higł	tive (0), no clock is generated in impedance, must be set to channel 1				
SLIN(1-0)	Select	Line				
	00	0 Channel time-slot on DU (frame sync FSC, clock DCL or DCL/2)				
	01	Channel time-slot on DD (fr DCL/2)	ame sync FSC	), clock DCL or		
	10	Channel time-slot on SR (fr	ame sync RFS	3, clock SCLK)		
	11	Channel time-slot on ST (fr	ame sync TFS	, clock SCLK)		
LEN(4-0)	Lengtl	n of channel time-slot				
	Chanr	nel time-slot length in bits = L	EN+1 (1,, 3	32 bits)		
TS(8-0)	Time slot position					
	Positio	on of first bit of time-slot from	n frame sync (C	),, 511)		
LMOD	Load Mode					
	0	Sample of length LEN+1 loa register ( <b>for frame+1</b> ) at th				
	1	When shift register is about ((LBIT+1)*(LEN+1) bits shift register (for software to be interrupt status)	ted out), it is lo	baded from write		
LBIT(4-0)	Load Bits Number of bits in aggregates of (LEN+1) loaded into output shift register when ready, if LMOD=1. The number of bits loaded is equal to (LBIT+1)*(LEN+1), the corresponding interrupt status is BEMP1. <b>Note:</b> Since the number of bits is 32 maximum, the value of the product (LBIT+1)*(LEN+1) shall not exceed 32.					
HXA	Host Transmit Access					

Semiconductor Group

- 0 Channel originates from DSP
- 1 Channel originates from Host

Transmit Audio Channel 2			Read/Write	Address 201A <sub>H</sub> -201C <sub>H</sub>			
Value after res	et: 00 <sub>H</sub>	l					
EN	Enable						
	If inactive (0), no clock is generated for this channel, and the chain high impedance, must be set to 0 during configuration of tran audio channel 2						
SLIN(1-0)	Selec	t Line					
	00	00 Channel time-slot on DU (frame sync FSC, clock DCL or DCL/2)					
	01	Channel time-slot on DD ( DCL/2)	frame sync FS	C, clock DCL or			
	10	0 Channel time-slot on SR (frame sync RFS, clock SCLK)					
	11	11 Channel time-slot on ST (frame sync TFS, clock SCLK)					
LEN(4-0)	Lengt	h of channel time-slot					
	Chanr	nel time-slot length in bits =	LEN+1 (1,,	32 bits)			
TS(8-0)	Time	slot position					
	Positio	on of first bit of time-slot fro	m frame sync	(0,, 511)			
LMOD	Load	.oad Mode					
	0	Sample of length LEN+1 I register(for frame+1) at the		•			
	1	When shift register is abo ((LBIT+1)*(LEN+1) bits sh register (for software to be interrupt status)	ifted out), it is	loaded from write			
LBIT(4-0)	Load Bits						
Number of bits in aggregates of (LEN+1) loaded into output shift register when ready, if LMOD=1. The number of bits loaded is equa (LBIT+1)*(LEN+1), the corresponding interrupt status is BEMP2. <b>Note:</b> Since the number of bits is 32 maximum, the value of the prod (LBIT+1)*(LEN+1) shall not exceed 32.							

## SIEMENS

HXA Host Transmit Access

- Channel originates from DSP 0
- 1 Channel originates from Host

HDLC Chann Value after re		eceive Path Register ⊣	Read/Write	Address 201D <sub>H</sub>
SLIN(1-0)	Seleo	ct Line		
	00	Channel on DU (frame syr	ic FSC, clock DCL or	DCL/2)
	01	Channel on DD (frame syr	ic FSC, clock DCL or	<sup>-</sup> DCL/2)
	10	Channel on SR (frame syn	c RFS, clock SCLK)	
	11	Channel on ST (frame syn	c TFS, clock SCLK)	
LMOD(1-0)	Load	Mode		
	00	When shift register contain receiver as soon as possible read register for monitoring	ble (and, in addition, t	
	XX	When shift register contain XX=11: n=4), the contents register, DSP or Host (cf. I HDLC receive buffer, and loaded into DSP or Host w accessed via a "Buffer Ful	is loaded into DSP a HHR1 bit) write regist read DSP or Host rea rrite register (for softw	and Host read er is loaded into ad register is
HHR	Host	HDLC Receiver Access		
	0	DSP has access to modify from host still possible)	HDLC receiver input	t (monitoring
	1	Host has access to modify from DSP still possible)	HDLC receiver input	t (monitoring
HDI C Chann	ol 1 Tr	ansmit Path Pogistor	Read/Write	Address 201E.
HDLC Channel 1 Transmit Path Register Read/Write Address 201E <sub>H</sub>				

Value after reset: 00<sub>H</sub>

## SIEMENS

- SLIN(1-0) Select Line
  - 00 Channel on DU (frame sync FSC, clock DCL or DCL/2)
  - 01 Channel on DD (frame sync FSC, clock DCL or DCL/2)
  - 10 Channel on SR (frame sync RFS, clock SCLK)
  - 11 Channel on ST (frame sync TFS, clock SCLK)
- LMOD(1-0) Load Mode
  - 00 When shift register is about to become empty, it (as well as DSP and Host read registers) is loaded from HDLC transmitter
  - XX When shift register contains n bytes (XX=01:n=1; XX=10:n=2; XX=11: n=4), the contents is loaded into DSP and Host read register, DSP or Host (cf. HHR bit) write register is loaded into HDLC receive buffer, and read DSP or Host read register is loaded into DSP or Host write register (for software to be accessed via a "Buffer Empty" interrupt status)

#### HHX Host HDLC Transmitter Access

- 0 DSP has access to modify HDLC transmitter output (monitoring of HDLC output from host still possible)
- 1 Host has access to modify HDLC receiver input (monitoring of HDLC output from DSP still possible)

HDLC Channel 2 Receive Path Register	Read/Write	Address 201F <sub>H</sub>
Value after reset: 00 <sub>H</sub>		

- SLIN(1-0) Select Line
  - 00 Channel on DU (frame sync FSC, clock DCL or DCL/2)
  - 01 Channel on DD (frame sync FSC, clock DCL or DCL/2)
  - 10 Channel on SR (frame sync RFS, clock SCLK)
  - 11 Channel on ST (frame sync TFS, clock SCLK)
- LMOD(1-0) Load Mode
  - 00 When shift register contains one byte, it is loaded into HDLC receiver as soon as possible (and, in addition, to DSP/Host read register for monitoring)

Address 2020µ

When shift register contains n bytes (XX=01:n=1; XX=10:n=2; XX=11: n=4), the contents is loaded into DSP and Host read register, DSP or Host (cf. HHR1 bit) write register is loaded into HDLC receive buffer, and read DSP or Host read register is loaded into DSP or Host write register (for software to be accessed via a "Buffer Full" interrupt status)

#### HHR Host HDLC Receiver Access

- 0 DSP has access to modify HDLC receiver input (monitoring from host still possible)
- 1 Host has access to modify HDLC receiver input (monitoring from DSP still possible)

HDLC Channel 2 Transmit Path Re	egister Read/Write

Value after reset: 00H

- SLIN(1-0) Select Line
  - 00 Channel on DU (frame sync FSC, clock DCL or DCL/2)
  - 01 Channel on DD (frame sync FSC, clock DCL or DCL/2)
  - 10 Channel on SR (frame sync RFS, clock SCLK)
  - 11 Channel on ST (frame sync TFS, clock SCLK)
- LMOD(1-0) Load Mode
  - 00 When shift register is about to become empty, it (as well as DSP and Host read registers) is loaded from HDLC transmitter
  - When shift register contains n bytes (XX=01:n=1; XX=10:n=2; XX=11: n=4), the contents is loaded into DSP and Host read register, DSP or Host (cf. HHR bit) write register is loaded into HDLC receive buffer, and read DSP or Host read register is loaded into DSP or Host write register (for software to be accessed via a "Buffer Empty" interrupt status)
- HHX Host HDLC Transmitter Access
  - 0 DSP has access to modify HDLC transmitter output (monitoring of HDLC output from host still possible)
  - 1 Host has access to modify HDLC receiver input (monitoring of HDLC output from DSP still possible)

<b>Monitor Chan</b> Value after res		nfiguration Register	Read/Write	Address 2021 <sub>H</sub>
SLIN	Selec 0 1	t Line Receive channel on DD, tra Receive channel on DU, tra		
MONCH(3-0)	Monit	or Channel position or channel (same time-slot fo ed in the 3rd byte of multiplex		it direction)
Monitor Chan Value after res		ntrol Register	Read/Write	Address 2022 <sub>H</sub>
MRE	Monit	or channel Receive Enable		
MIRE	0:	Receive Monitor channnel i	inactive	
	0. 1:	Receive Monitor channel a		
MRC		it Control		
	0:	No acknowledgement is sent in response to a received byte. When MRE=1 and MRC=0, only the first byte of a packet can received, further bytes (in the case that the first byte is acknowledged by another IC) are not loaded into MONR		
	1:	Acknowledgement via MR I takes place after MONR is		wledgement
MXC	Monit	or Transmit Control		
	0:	Transmit Monitor channel ir	nactive (high impedar	nce)
	1:	Monitor channel transmissi	on enabled	

Monitor Channel Address (IC Identification)Read/WriteAddress 2023HValue after reset: 00H

## SIEMENS

#### MAD Monitor Address Latched at reset from lines AD(7-0) and programmable from host (if present) thereafter.

## Monitor Channel Transmit/Receive Register Read/Write Address 2024<sub>H</sub>

Value after reset: 00H

MONX Monitor Transmit Register (write) Value of Monitor byte to be transmitted MONR Monitor Receive Register (read) Value of received Monitor Channel byte. A read of this register enables the automatic acknowledgement of the received byte.

C/I Channel Mode Register	Read/Write	Address 2025 <sub>H</sub>

Value after reset: 00<sub>H</sub>

- 0: Transmission of C/I channel disabled (channel in high impedance)
- 1: Transmission of C/I channel enabled. When CIEN is changed, the change takes effect only after the next rising edge of FSC is detected, in order to prevent sending an "illegal" code in the C/I channel. One should avoid changing the state of CIEN just when a rising edge on FSC is expected.
- AWK1,2 Awake for C/I channel 1,2
  - 0: C/I channel normal operation
  - 1: A "low" is unconditionally sent on the line programmed for C/I transmit channel.
  - **Note:** When AWK is set to "1", the line (DD or DU) is immediately pulled low (non-synchronously with clock). When AWK is set to "0", the line is "set free" only after the next rising edge of FSC is detected. One should avoid setting AWK to "0" just when a rising edge on FSC is expected.

## C/I Channel 1, 2 Configuration Registers Read/Write

Read/Write Address 2026<sub>H</sub>/2027<sub>H</sub>

Value after reset: 00<sub>H</sub>

SLIN	Select	t Line	
	0	Receive channel on DD, transmit channel on DU	
	1	Receive channel on DU, transmit channel on DD	
CICH(3-0)	C/I Channel position		
		annel (same time-slot for receive and transmit direction) located 4th byte of multiplex CICH (0 to 15)	
CIL	C/I Ch	nannel Length	
	0:	4 bits	
	1:	6 bits	
DLL	Doubl	e Last Look	
	0:	No double last look	
	1:	Reserved	

<b>C/I Channel</b> 1 Value after re	I Transmit/Receive Register set: 00 <sub>H</sub>	Read/Write	Address 2029 <sub>H</sub>
CIX	C/I Channel Transmit Value of transmitted C/I channel		
CIR	C/I Channel Receive (read) Value of received C/I channel		
C/I Channel 2	2 Transmit/Receive Register	Read/Write	Address 202A <sub>H</sub>
<b>C/I Channel 2</b> Value after re	-	Read/Write	Address 202A <sub>H</sub>
	-	Read/Write	Address 202A <sub>H</sub>
	-	Read/Write	Address 202A <sub>H</sub>
Value after re	set: 00 <sub>H</sub>	Read/Write	Address 202A <sub>H</sub>
Value after re	set: 00 <sub>H</sub> C/I Channel Transmit	Read/Write	Address 202A <sub>H</sub>

CIR C/I Channel Receive (read) Value of received C/I channel

## 5.4 HDLC Controller Registers

As mentioned previously, the addresses for the HDLC registers are given here for the DSP for completeness only, since they are only relevant for the on-chip firmware.

The access to the register banks of the two HDLC controllers is determined by the "HDLC Controller Access from Host" bits HAH1 (for HDLC1) and HAH2 (for HDLC2):

 When HAHx is 0, the DSP is allowed to access the HDLC register bank, and thus to service the HDLC controller.

Host Address A0 A7		DSP Address			
lf HAH1=1	lf HAH2=1	lf HAH1=0	lf HAH2=0	MCD	
	FFh		30FFh	MSB	LSB
			•		HDLC2
BFh	C0h	30BFh	30C0h		TIDEC2
					HDLC1
80h		3080h			

– When HAHx is "1", the Host is allowed to service the HDLC controller.

In the following tables the addresses are relative to the base address  $80_H$  (HDLC1) or  $C0_H$  (HDLC2). In each row, the upper line lists the read values, the lower the write values of the corresponding register.

Byte address offset	Read Write	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00 <sub>H</sub>	RFIFO XFIFO								
1F <sub>H</sub>									
20 <sub>H</sub>	STAR XCMD	XDOV XF	X XME	XCEC XRES	RCEC -	BSY -	RNA -	STR -	STX STX

Byte address offset	Read Write	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
21 <sub>H</sub>	RSTA -	VFR -	RDO -	CRC -	RAB -			-	
22 <sub>H</sub>	MODE MODE	TMO TMO	RAC RAC	XAC XAC	TLP TLP		-	ERFS ERFS	ETFS ETFS
23 <sub>H</sub>									
24 <sub>H</sub>	RBCH	OV	RBC14	RBC13	RBC12	RBC11	RBC10	RBC9	RBC8
	-	-	-	-	-	-	-	-	-
25 <sub>H</sub>	RBCL	RBC7	RBC6	RBC5	RBC4	RBC3	RBC2	RBC1	RBC0
	RCMD	RMC	RRES	RMD	-	-	-	STR	-
26 <sub>H</sub>	CCR0	PU	ITF	C32	CRL	RCRC	XCRC	RMSB	XMSB
	CCR0	PU	ITF	C32	CRL	RCRC	XCRC	RMSB	XMSB
27 <sub>H</sub>	CCR1 CCR1	RCS0 RCS0	RSCO RSCO	RFDIS RFDIS	XCS0 XCS0	TSCO TSCO	XFDIS XFDIS		
28 <sub>H</sub>	TSAR	TSR5	TSR4	TSR3	TSR2	TSR1	TSR0	RCS2	RCS1
	TSAR	TSR5	TSR4	TSR3	TSR2	TSR1	TSR0	RCS2	RCS1
29 <sub>H</sub>	TSAX	TSX5	TSX4	TSX3	TSX2	TSX1	TSX0	XCS2	XCS1
	TSAX	TSX5	TSX4	TSX3	TSX2	TSX1	TSX0	XCS2	XCS1
2A <sub>H</sub>	RCCR	RCC7	RCC6	RCC5	RCC4	RCC3	RCC2	RCC1	RCC0
	RCCR	RCC7	RCC6	RCC5	RCC4	RCC3	RCC2	RCC1	RCC0
2B <sub>H</sub>	XCCR	XCC7	XCC6	XCC5	XCC4	XCC3	XCC2	XCC1	XCC0
	XCCR	XCC7	XCC6	XCC5	XCC4	XCC3	XCC2	XCC1	XCC0
2C <sub>H</sub>	ISR IMR	RME RME	RPF RPF	RFO RFO	XPR XPR	XDU XDU	ALLS ALLS	-	

Unless otherwise indicated, all register bits are initialized to "0" after a hardware reset.

During the initialization phase the firmware does a re-programming on the following registers of the HDLC1 controller to setup the default configuration for the communication with a video-processor (see section 6.2.3.3):

Address	Data	Description
30A2 <sub>H</sub>	80 <sub>H</sub>	Transparent Mode
30A5 <sub>H</sub>	40 <sub>H</sub>	Receiver Reset
30A6 <sub>H</sub>	83 <sub>H</sub>	Power Up, MSB first for Receiver and Transmitter
30AA <sub>H</sub>	0F <sub>H</sub>	Receiver: 16 bit time-slot
30AB <sub>H</sub>	0F <sub>H</sub>	Transmitter: 16 bit time-slot
30AC <sub>H</sub>	50 <sub>H</sub>	Interrupt Enable for RPF and XPR

Semiconductor Group

When read, register bits that are not in use (or reserved for future use) are not defined, i.e. their value may be either "0" or "1".

<b>Receive FIFO</b>	RFIFO	Read	Address 00-1 $F_H$

The HDLC receive FIFO size is 2\*32 bytes. One half of the FIFO is connected to the receiver shift register while the second half is accessible to the controlling processor.

Transmit	ansmit FIFO XFIFO			Wri	Addres	s 00-1F <sub>H</sub>		
The transmit FIFO size is 2*32 bytes. One half is connected with the transmit shift register while the other half is accessible to the controllig processor.								
Status Re	gister	STAR		Rea	d		Add	lress 20 <sub>H</sub>
CT A D	Bit 7	V	VOEO	RCEC	DOV		OTD	Bit 0
STAR	XDOV	Х	XCEC	RUEU	BSY	RNA	STR	STX
XDOV	Transmit Indicates			bytes hav	re been w	ritten into	the transi	mit FIFO.
Х	Reserved	l.						
XCEC		ommand I may be	is current written in	ly execute to the XC	MD regist	transmitte er. When		
RCEC	Reveiver Command Executing If "1", a command is currently executed by the receiver and no further command may be written into the RCMD register. When "0", a new command may be entered into RCMD.							
BSY	Busy stat A "0" indi				nore cons	ecutive or	nes).	
RNA	A "0" indicates an "idle" state (15 or more consecutive ones). Receive channel Not Active Indicates whether flags/frames are being received on the line (0) or not (1). RNA takes on the value "1" after seven consecutive ones are received on the line.							

STR Status of generation of RFS pulses
 Only valid when RFIN=0 (RFS pulses internally generated) and used if
 RCONT bit in RFS mode register is =0.
 A "1" indicates that generation of pulses as a result of a previous STR command is still on-going; STR is reset to "0" 16 bit periods after the last
 RFS pulse has been generated.
 This function may be used in connection with the HDLC controller when a predefined number of data units (e.g. words) are received, clocked by RFS pulses.
 STX Status of generation of TFS pulses
 Only valid when TFIN=0 (TFS pulses internally generated) and used if TCONT bit in TFS mode register is =0.

A "1" indicates that generation of pulses as a result of a previous STX command is still on-going; STX is reset to "0" 16 bit periods after the last TFS pulse has been generated.

This function may be used in connection with the HDLC controller when a predefined number of data units (e.g. words) are to be transmitted, clocked by TFS pulses.

Transmit Command Register XCMD (Write)

Address 20<sub>H</sub>

	Bit 7							Bit 0			
XCMD	XF	XME	XRES					STX			
XF	Transmit Frame Initiates transmission of a pool of data (up to 32 bytes).										
XME	Transmit Message End Indicates that after the transmission of data from the FIFO pool, the frame is to be closed with a closing flag (and possibly a CRC checksum). Has no meaning in transparent mode.										
XRES	Transmitter Reset. When XAC=1, this command resets the HDLC transmitter, clears the transmit FIFO, aborts any HDLC frame being transmitted and generates an XPR status after the command has been completed. When XRES is issued while XAC=0, this command initializes in addition										
STX	<ul> <li>the time-slot count logic for this channel.</li> <li>Start command for TFS generation</li> <li>Only valid when TFIN=0 (TFS pulses internally generated) and used if</li> <li>TCONT bit in TFS mode register is =0.</li> <li>When TCONT=0, when STX is set, exactly TREP(9-0) pulses of one bit</li> <li>duration and spaced 16 bit periods from each other are generated. When</li> <li>STX command is given, generation of pulses starts at the next possible</li> <li>16-bit boundary.</li> <li>This function may be used in connection with the HDLC controller when a predefined number of data units (e.g. words) are transmitted, clocked by</li> <li>TFS pulses.</li> </ul>										

<b>Receive Status Register</b>	RSTA	Read	Address 21 <sub>H</sub>
--------------------------------	------	------	-------------------------

	Bit 7							Bit 0
RSTA	VFR	RDO	CRC	RAB				

This byte is the same as the byte appended in the RFIFO to the last byte (or CRC) of the frame currently in the visible part of the FIFO.

Has no meaning in transparent mode.

VFR	Valid Frame Indicates whether the frame length is a multiple of 8 bits (1) or not (0).
RDO	Receive Data Overflow. At least one byte of the frame has been lost because it could not be stored in the FIFO.
CRC	CRC check Correct (1) or incorrect (0).
RAB	Receive Message Aborted Frame aborted by the remote station (7 consecutive "1"s received), yes (1) or no (0).

Mode Re	Mode Register		MODE		Read/Write		Address 22 <sub>H</sub>			
	Bit 7							Bit 0		
MODE	TMO	RAC	XAC	TLP			ERFS	ETFS		
ТМО	Transparent Mode A "1" selects the transparent non-HDLC mode, where no HDLC framing functions are implemented. In transparent mode, data is received byte aligned, when possible (i.e., when time-slot length is a multiple of 8 bits).									
RAC	<ul> <li>Receiver Active</li> <li>Sets the receiver in an active state, where the receiver hunts for an opening flag.</li> <li>Note: In transparent mode, when RAC is set to "1", storage of bytes in the receive FIFO starts time-slot aligned (if the receive time-slot length is a multiple of 8 bits).</li> </ul>									
XAC	<ul> <li>Transmitter Active</li> <li>When "1", the HDLC transmitter transmits on the line and in the time-slot assigned to it (interframe time-fill if no data is available). When XAC=1, the time-slot assigned to the transmitter is in high impedance.</li> <li>Note: In transparent mode, when XAC is set to "1", transmission of bytes from the transmit FIFO starts time-slot aligned (if the transmit time-slot length is a multiple of 8 bits).</li> </ul>									
TLP		", output d				nected to op is trans	• •	what is		
ERFS	<ul> <li>transmitted is simultaneously received). The loop is transparent.</li> <li>Enable RFS generation</li> <li>Only valid when RFIN=0 (RFS pulses internally generated) and used if</li> <li>RCONT bit in RFS mode register is =1.</li> <li>When RCONT=1, an ERFS value of "1" enables the generation of RFS pulses of one bit duration and spaced RPRD+1 (1,, 32) 16-bit words from each other. Pulses are generated indefinitely until ERFS is set to "0" again.</li> </ul>									
ETFS	Only vali TCONT <b>When T</b> pulses of	bit in TFS <b>CONT=1</b> , f one bit d	FIN=0 (TF mode reg an ETFS uration an	gister is = <sup>-</sup> value of " id spaced	1. 1" enable TPRD+1	generate s the gene (1,, 32) ntil ETFS	eration of 16-bit wo	TFS ords from		

Receive Byte Count High		RBCH		Read		Address 24 <sub>H</sub>		
	Bit 7							Bit 0
RBCH	OV	RBC14	RBC13	RBC12	RBC11	RBC10	RBC9	RBC8
Receive Byte Count Low			RBCL		Read		Address 25 <sub>H</sub>	
	Bit 7							Bit 0
RBCL	RBC7	RBC6	RBC5	RBC4	RBC3	RBC2	RBC1	RBC0
OV	Overflow A "1" indicates a frame at least 32,768 bytes long.							
RBC	Receive Byte Count Length of received frame (including status byte). The register contents are valid after an RME interrupt status. RBC4-0 indicate the number of valid							

bytes currently in RFIFO.

Receive	Command	Register	RCMD	)	Write		Add	lress 25 <sub>H</sub>
	Bit 7							Bit 0
RCMD	RMC	RRES	RMD				STR	
RMC	Acknowl	Message edges a pl eived fram	revious R	PF or RM		Frees the	FIFO poo	ol for the

# RRES Receiver Reset When RAC=1, this command resets the HDLC receiver, clears the receive FIFO and aborts any HDLC frame being received. When RRES is issued while RAC=0, this command initializes in addition the time-slot count logic for this channel. RMD Receive Message Delete Reaction to an RPF interrupt. The remaining part of the frame is to be ignored by the receiver (which goes into the "hunt" mode); the receive FIFO

# is cleared of that frame. STR Start command for RFS generation Only valid when RFIN=0 (RFS pulses internally generated) and used if RCONT bit in RFS mode register is =0. When RCONT=0, when STR is set, exactly RREP(9-0) pulses of one bit

duration and spaced 16 bit periods from each other are generated. When STR command is given, generation of pulses starts at the next possible 16-bit boundary.

This function may be used in connection with the HDLC controller when a predefined number of data units (e.g. words) are received, clocked by RFS pulses.

Read/Write

Address 26<sub>H</sub>

	Bit 7							Bit 0
CCR0	PU	ITF	C32	CRL	RCRC	XCRC	RMSB	XMSB

# SIEMENS

PU	Power Up Power down (0) or power up (1).
ITF	Interframe Time-Fill If "0", idle (continuous logical 1) is transmitted when no frame is sent; continuous flag sequences, otherwise. Has no meaning in transparent mode (where "idle" is always sent in the absence of data).
C32	Enable CRC-32 A "1" selects the 32-bit CCITT-32 frame check sequence, as opposed to the 16-bit frame check sequence. Has no meaning in transparent mode.
CRL	CRC Reset Level Defines the initialization for the internal receive and transmit CRC generators: A "0" initializes the generators to (FFFF)FFFF <sub>H</sub> , a "1" to (0000)0000 <sub>H</sub> .Has no meaning in transparent mode.
RCRC	Receive CRC On/Off When "1", the received CRC checksum is written to RFIFO. The checksum, consisting of last 2 (or 4) bytes in the received frame, is followed in the RFIFO by the status information byte (copied into RSTA register). The received checksum will additionally be checked for correctness. Has no meaning in transparent mode.
XCRC	Transmit CRC On/Off When "1", the CRC checksum in transmit direction is not generated automatically. It has to be written as the last 2 or 4 bytes in XFIFO. Has no meaning in transparent mode.
RMSB	Receive MSB first When RMSB=0, the least significant bit of a byte in the receive FIFO is the bit first received (normal mode in HDLC/serial data communication protocols). When RMSB=1, the most significant bit of a byte in the receive FIFO is the first bit received.
XMSB	Transmit MSB first When XMSB=0, the least significant bit of a byte in the transmit FIFO is the bit first transmitted (normal mode in HDLC/serial data communication protocols). When XMSB=1, the most significant bit of a byte in the transmit FIFO is the first bit transmitted.

## Channel Configuration Register 1 CCR1 Read/Write Address 27<sub>H</sub>

	Bit 7							Bit 0
CCR1	RCS0	RSCO	RFDIS	XCS0	TSCO	XFDIS		
RCS0	Togethe		S2 and RC		•		clock shif	
XCS0	Together	to the frame synchronization signal. A clock shift of 07 is programmable. Transmit Clock Shift 0 Together with XCS2 and XCS1 in TSAX, determines the clock shift relative to the frame synchronization signal. A clock shift of 07 is programmable.						
RSCO								hat the ceived if hing activate" FSC, egister be
RFDIS	When RI In particu	ular, if RS	", the time CO=1 and	e-slot gen RFDIS=	1, receive	time-slot	ards frame is immedi ed as long	ately

condition prevails.

TSCO Transmit Time-slot Continuous When TSCO is equal to one, the time-slot capacity (normally given by register XCCR, between 1 and 256 bits) is "infinity". This means that the time-slot will be always "active" so that data can be permanently transmitted if XAC=1. If TFDIS=0, and if the time-slot count logic has been reset (by issuing XRES while XAC=0), time-slot logic can start operation and thus "activate" a time-slot only after the first frame sync pulse is detected (i.e. on FSC, RFS, or TFS, whichever has been selected). The time-slot offset register TSAX + bit XCS0 mark the instant when the "infinite" time-slot will be activated after the first frame sync pulse has occurred. If TFDIS=1, transmission can start immediately, without the necessity to wait for the first frame sync pulse. TFDIS Transmit Frame Sync Disregard

When TFDIS is "1", the time-slot generation logic disregards frame syncs. In particular, if TSCO=1 and TFDIS=1, transmit time-slot is immediately considered as permanently "active", and remains activated as long as this condition prevails.

Time-Slot Assignment Receive	TSAR	<b>Read/Write</b>	Address 28 <sub>H</sub>
------------------------------	------	-------------------	-------------------------

	Bit 7							Bit 0
TSAR	TSR5	TSR4	TSR3	TSR2	TSR1	TSR0	RCS2	RCS1

- TSR Time-Slot Receive Selects one of up to 64 possible time-slots (00h-3F<sub>H</sub>) in which data is received. TSR gives the location of the time-slot in octets (granularity=octet). The bits RCS(2-0) give the exact starting point of the time-slot with one-bit precision. In other words, the time-slot position with respect to the frame sync is given by (TSR\*8+RCS). The length of the time-slot is given by RCC(7-0).
   RCS Receive Clock Shift
- Together with RCS0, RCS1 and RCS2 mark the start of the time-slot with one-bit granularity.

Time-Slot Assignment Transmit		TSAX	Re	ad/Write	Add	ress 29 <sub>H</sub>		
	Bit 7							Bit 0
TSAX	TSX5	TSX4	TSX3	TSX2	TSX1	TSX0	XCS2	XCS1
TSX	Selects of transmitt (granular time-slot respect t	ed. TSX ( rity=octet) with one-	to 64 pos gives the l . The bits bit precis ne sync is	sible time location of XCS(2-0) ion. In oth given by -0).	the time- give the er words,	slot in oct exact star the time-s	ets ting point slot positio	of the on with

XCS Transmit Clock Shift Together with XCS0, XCS1 and XCS2 mark the start of the time-slot with one-bit granularity.

	<b>Receive Channel</b>	Capacity Register	RCCR	Read/
--	------------------------	-------------------	------	-------

/Write Address 2A<sub>H</sub>

	Bit 7							Bit 0	
RCCR	RCC7	RCC6	RCC5	RCC4	RCC3	RCC2	RCC1	RCC0	

RCC Receive Channel Capacity Defines the number of bits in the receive time-slot. Number of bits = RCC +1 (1...256 bits/time-slot).

Transmit Channel Capacity Register XCCR Read/Write Address 2B<sub>H</sub>

	Bit 7							Bit 0
XCCR	XCC7	XCC6	XCC5	XCC4	XCC3	XCC2	XCC1	XCC0

XCC Transmit Channel Capacity
 Defines the number of bits in the transmit time-slot.
 Number of bits = XCC +1 (1...256 bits/time-slot).

Interrupt Status Register	ISR	Read	Address 2C <sub>H</sub>
Bit 7			Bit 0

	DIL /						DIL U
ISR	RME	RPF	RFO	XPR	XDU	ALLS	

RME Receive Message End
 One complete frame of length less than 32 bytes, or the last part of a frame at least 32 bytes long is stored in the receive FIFO, including the status byte. The number of bytes stored is given by RBC bits 0-4. Has no meaning in transparent mode.
 RPF Receive Pool Full 32 bytes of a frame have arrived in the receive FIFO. The frame has not yet been completely received. In transparent mode, signifies that 32 bytes can

be read from the FIFO.

RFO Receive Frame Overflow

Indicates that a frame has been lost because the FIFO was full at the reception of the beginning of a frame. In transparent mode, signifies that data has been lost because no room was available in RFIFO.

- XPR Transmit Pool Ready One data block may be entered into the transmit FIFO.
- XDU Transmit Data Underrun. Transmitted frame was terminated with an abort sequence because no data was available in the transmit FIFO and yet XME command has been issued. Has no meaning in transparent mode.
- ALLS All Sent. When "1", indicates that the last bit has been transmitted and that the XFIFO is empty (in either HDLC or transparent mode).

Interrupt Mask Register	IMR	Write	Address 2C <sub>H</sub>
-------------------------	-----	-------	-------------------------

A "0" in a bit position (status after reset) masks the correponding bit in ISR.

	Bit 7						Bit 0
IMR	RME	RPF	RFO	XPR	XDU	ALLS	

## 6 Firmware Features

The JADE internal firmware starts automatically after a hardware reset.

**Note:** After a hardware reset, the JADE firmware needs to initialize its internal memories and interfaces. The time to do this is less than 10 msec. The user must take care to access the JADE only after this initialization phase is completed, i.e. 10 msec after the hardware reset.

In the initialization phase, the JADE will re-program some of the internal registers (see sections 5.3 and 5.4). The default interface configuration is described in section 6.2.3.3.

After the initialization phase is completed, the JADE can be started in the default mode or be reprogrammed and then started.

**Note:** The firmware features are using interrupt handshakes via the registers INH (Host write to 50h) and IND (Host read from 58h). A polling host should not directly poll the IND interrupt status register 58h, but the DINT bit in INT# interrupt status register 75h. This bit always shows whether an interrupt from the DSP has been generated or not, independently of the corresponding mask register. The mask register only decides whether an interrupt at INT# line is generated. After having recognized an IND interrupt status, the polling host may read out the register 58h to get the interrupt number.


## 6.1 Basic Functions

## 6.1.1 Firmware Version Number

To obtain the version number of the on-chip firmware, the following interrupt handshake procedure has to be implemented by a host:

SIEMENS

## **Firmware Features**



The following steps are executed:

- 1. The host generates an interrupt to the JADE by writing value 19h into INH interrupt status register at address 50h.
- 2. The JADE writes the firmware version number into communication register accessible from the host at address 60h and resets the INHB bit to 0.
- 3. The host checks the INHB bit and as soon as it reads a "0" it may get the version number from register 60h.

The version number of JADE 2.2 is 22h, so the "xyh" in the picture above has to be substituted by this number.


## 6.1.2 Software Reset

A software reset is used to re-initialize the JADE without resetting the hardware. This means that e.g. not the whole configuration/control register area is reset, but only the firmware initialization (see sections 5.3 and 5.4) is executed.

See figure below:

## PSB 7280, Preliminary

## **Firmware Features**



The following steps are executed:

- 1. The host initializes the control registers 60h and 61h by writing a "0" into it.
- 2. The host generates an interrupt to the JADE by writing value 12h into INH interrupt status register at address 50h
- 3. The JADE resets the INHB bit and acknowledges the reception by generatign an interrupt at INT# line to the host by writing a value 13h into IND interrupt status register at address 58h.


- 4. The host may reset the INDB as a reaction to the JADE interrupt. This step is not mandatory and may be skipped.
- 5. The JADE restarts it's internal firmware beginning with the initialization phase.

For the restart of the internal firmware the JADE needs the same initialization time like after a hardware reset. So, the user should wait for 10 msec before it accesses the JADE again.

## 6.2 Audio Interfaces

In order to cover a wide range of applications, the JADE offers a variety of different interface combinations and protocols for the uncompressed/compressed data exchange.

The basic interfacing is like in the figure below:



Two interfaces are necessary, one for compressed audio connected to a User and one for uncompressed audio connected to a Codec.

By switching the compressed/uncompressed data stream to different hardware interfaces (Host, IOM, Serial Audio Interface), the JADE is able to support standalone solutions using a video processor (compressed data provided on Serial Audio Interface) as well as Host systems (e.g. software video coders using the Host Interface for the compressed data) or offline audio compression (compressed and uncompressed audio exchanged through Host Interface).

The audio interface description is split up into two basic parts: In the first part the protocol (data format, data packet size) and mode control (inband or outband) are described (sections 6.2.1 and 6.2.2) which are independent of the selected hardware-interface combination, in the second part the individual timings and handshake procedures for the selected hardware-interface combination are described (section 6.2.3).

## 6.2.1 Compressed Audio Protocols and Control of JADE

In the following sections the protocols for the exchange of compressed audio data between the JADE and a user are described.

## 6.2.1.1 Outband Control of JADE


All times that are given in this chapter refer to realtime processing of a 10 msec frame length of the audio data, which is the default setting of the JADE. When doing offline processing (compressed and uncompressed data exchanged through the host), the delay times in this chapter have to be substituted by the corresponding number of

frames. For example, a delay time of 30 msec corresponds to three frames of audio data exchange when doing offline processing.

The host may change the JADE operating mode by sending a command block, and the JADE will send back a status block, if requested by the host. Command and status blocks consist of 8-bit words.

To exchange command and status blocks, the host initiates an interrupt handshake procedure.

See the figure below for the host writing a new control block to the JADE:



The following steps are executed:

- 1. The host writes new control block into JADE mailbox using the procedure described in section 3.4.
- 2. The host generates an interrupt to the JADE by writing value 31h into INH interrupt status register at address 50h.
- 3. The JADE reads the new control block from the mailbox, resets the INHB bit and acknowledges the reception by generating an interrupt at INT# line to the host by writing a value 32h into IND interrupt status register at address 58h.
- 4. The host may reset the INDB as a reaction to the JADE interrupt. This step is not mandatory and may be skipped.


Any changes to the current operating mode of the JADE take effect on the next input data packets, i.e. when a 10 msec frame length is selected, the next 10 msec packet of uncompressed data will be compressed using the new settings and the next 10 msec packet of compressed data will be decompressed using the new settings, too.

Due to internal buffering, a three stages pipeline appears in the JADE (input, compression/decompression, output). Each stage takes as long as determined by the frame length (default: 10 msec). For that reason, a mode switch affecting the input data of the JADE has to go through the whole pipeline before the output data reports the new settings. This results in a delay of three times the frame length (default: 30 msec) between the host requesting a new mode setting and the JADE delivering the first packet of data compressed/decompressed with these new settings and reporting the new settings in the status data block.

To change the control block data, the host must first set the mode to neutral (see MODE register description below) for at least three frames (default: 30 msec). Although the MODE word is part of the control block, it can be changed to neutral at any time. The switch to neutral mode before doing other changes to the control block is required to clear up the JADE's pipeline and make sure it does not have to process two different modes at once in the same pipeline. Following the neutral mode command, the host may transfer the control block with the new settings.

Some bits in the control block don't require this procedure (volume change, ...). These are especially indicated in the description of the control block (see below).

See the figure below for the host reading the current status data block from the JADE:



The following steps are executed:

- 1. The host generates an interrupt to the JADE by writing value 33h into INH interrupt status register at address 50h.
- 2. JADE writes the current status data into the mailbox, resets the INHB bit and generates an interrupt at INT# line to the host by writing a value 34h into IND interrupt status register at address 58h.
- 3. The host reads the status data from the mailbox using the procedure described in section 3.4 and may reset the INDB bit. The reset of the INDB bit is not mandatory and may be skipped. The host acknowledges the transfer by writing a value 35h into INH interrupt status register at address 50h and by that generating an interrupt to the JADE.
- 4. The JADE resets the INHB bit.

Like stated before, there is a delay of three times the frame length (default: 30 msec) between the transfer of a new control block from the host to the JADE and the new settings being reported in the status data (transferred from the JADE to the host) due to the internal buffering pipeline of the JADE.

The structure of the control and status data blocks is identical. The host writes the control block to change the settings of the JADE and reads the status block to evaluate the current settings of the JADE.

The control/status block is organized in 8-bit words and has the following structure:

	(MSB)							(LSB)
CTRL	PSEL	ISEL1	ISEL0	FLEN	0	0	0	1
G728C	0	0	0	1	1	<u>ET0</u>	1	<u>PF728</u>
	0	0	0	0	0	0	0	0
G722C	TM722	0	0	0	0	0	0	0
MODE	EM3	EM2	EM1	EM0	DM3	DM2	DM1	DM0
OPT1	0	S	Re1	Re0	Rd1	Rd0	<u>e</u>	<u>d</u>
OPT2	l	0	0	<u>P1</u>	<u>P0</u>	<u>L2</u>	<u>L1</u>	<u>L0</u>
EVOL	<u>EV7</u>	<u>EV6</u>	<u>EV5</u>	<u>EV4</u>	<u>EV3</u>	<u>EV2</u>	<u>EV1</u>	<u>EV0</u>
DVOL	<u>DV7</u>	<u>DV6</u>	<u>DV5</u>	<u>DV4</u>	<u>DV3</u>	<u>DV2</u>	<u>DV1</u>	<u>DV0</u>

**Note:** Unless otherwise indicated, the host has to switch the MODE to neutral for at least 3 frames (default: 30 msec) before it can change the control block. Only the underlined bits may also be changed on the fly disregarding that rule. After Reset, the JADE is automatically in the neutral mode, so changes to the control block can be done immediately after the JADE has finished its initialization phase (see section 6.2.3).

## Mailbox Address 00<sub>H</sub>

Value aft	er reset:	C1 <sub>H</sub>							
	(MSB)							(LSB)	
CTRL	PSEL	ISEL1	ISEL0	FLEN	0	0	0	1	
PSEL	Pr	otocol Se	elect						
	0	Out	band cor	trolled pr	otocol	selected,	see currei	nt section.	
	1	Inba	and contr	olled prot	ocol se	lected, se	ee section	6.2.1.3.	
ISEL(1-0	) Int	erface S	elect						
	00		ompress	ed audio data:		Host IF Host IF			
	01		ompress npressed	ed audio data:		IOM IF Host IF			
	10		ompress npressed	ed audio data:		IOM IF Serial Aud	dio IF		
	11	Res	erved						
FLEN	Fr	ame Len	gth						
	0	com		and unco			ata packe is determ	t size of ined by the	
	1	Res	erved						
Value of	or rosot:	1 P					Mail	box Address 01	н
Value aft	(MSB)	РН						(LSB)	

							Firn	nware Fe	ature
G728C	0	0	0	1	1	<u>ET0</u>	1	<u>PF728</u>	
ET0	De	ecoder Ex	citation	Signal se	t to 0				
	0	Exc	itation Si 28 data s	gnal in th	e decode			he compre lecompre	
	1	sign thar swit	al of the	decoder the decoo by the ho	is muted der outpu	with a mo t directly f	ore smoo to zero.	that the o oth transit This may ata is corr	ion pe
PF728	G.	.728 Post	filter On/	Off.					
	0 Postfilter Off								
	1	Pos	tfilter On						
							Maill	oox Addre	ss 03 <sub>1</sub>
Value aft	ter reset:	00 <sub>H</sub>							
	(MSB)							(LSB)	
G722C	TM722	0	0	0	0	0	0	0	
TM722	IT 0 1	Tes	t Mode C t Mode C	)ff )n, RS sig	-	mpressed on G.722		compress	sed

Mailbox Address 04<sub>H</sub>

Value aft	er reset:	00 <sub>H</sub>							
	(MSB)							(LSB)	
MODE	EM3	EM2	EM1	EM0	DM3	DM2	DM1	DM0	

Semiconductor Group


# SIEMENS

## **Firmware Features**

EM(3-0), Audio modes for encoder (EM(3-0)) and decoder (DM(3-0)). DM(3-0)

- 0<sub>H</sub> Neutral mode, no compressed audio data is exchanged
- 1<sub>H</sub> Pass-through 16-bit linear 8 KHz or 16 KHz sampled data
- 2<sub>H</sub> G.711 8 KHz sample rate A-law encoding/decoding
- 3<sub>H</sub> G.711 8 KHz sample rate µ-law encoding/decoding
- 4<sub>H</sub> G.722 16 KHz sample rate (wideband) sub-band ADPCM encoding/decoding
- 5<sub>H</sub> G.728 8 KHz sample rate low delay code excited linear predictive coding (LD-CELP)

## Mailbox Address 05H




S Sampling Rate of the codec connected to the JADE, either 8 KHz or 16 KHz. If the sampling rate of the codec is different from the sampling rate expected by the selected speech coder, the JADE automatically uses over-/undersampling filters to convert the audio data. When using G.728 mode and S=1 indicating a 16 KHz codec is connected, the postfilter of G.728 is switched off to ensure the computational power for the over-/undersampling filters is available. The effect on the audio quality is negligible. When using G.722 mode and S=0 indicating an 8 KHz codec is connected, the bandwidth of the G.722 input/output data is reduced to 3.4 KHz. Nevertheless, the compressed data stream is fully compatible and interoperable with the G.722 standard.

- 0 Codec has 8 KHz sampling rate
- 1 Codec has 16 KHz sampling rate

- Re(1-0), Restricted number of bits for encode and decode. Only used for G.722,
- Rd(1-0) that offers modes where less than 8 bits per byte are used: 7 bits per byte (56 kbps) and 6 bits per byte (48 kbps).
  - 00 8 valid bits per byte
  - 01 7 valid bits per byte
  - 10 6 valid bits per byte
  - 11 Reserved
- e Encoding mute enable. After switching, a ramping function is implemented to avoid audible clicks.
  - 0 Encoding Mute disabled
  - 1 Encoding Mute enabled
- d Decoding mute enable. After switching, a ramping function is implemented to avoid audible clicks.
  - 0 Decoding Mute disabled
  - 1 Decoding Mute enabled

## Mailbox Address 06<sub>H</sub>



I Data is invalid. If I is set then the compressed data in this packet was missing or had errors. The data words in this packet are still sent to avoid buffer problems.

- 0 Data is valid
- 1 Data is invalid

L(2-0) Loopback modes, used for testing the audio subsystem.

- 000 No loopback (default)
- 001 Send received compressed data back to the user as encode data
- 010 Encode the decoded user data
- 011 Reserved

- 100 Reserved
- 101 Decode the encoded audio input data
- 110 Send the digital ADC output to the DAC input \*)
- 111 Reserved

\*) When operating with a combination of 16 KHz codec and G.711 or 8 KHz codec and G.722 the loopback mode 110 is not available.


## Mailbox Address 07<sub>H</sub>



EV(7-0) Encoder Volume.

- 00<sub>H</sub>- Adjusts the gain on the analog input. Realized by multiplying the
- $FF_H$  encoder input samples with (EV(7-0)+1)/256, i.e.  $00_H$  is the minimum and  $FF_H$  the maximum volume.

## Mailbox Address 08<sub>H</sub>



DV(7-0) Decoder Volume.

00<sub>H</sub>- Adjusts the gain on the analog output. Realized by multiplying

 $FF_H$  the decoder output samples with (DV(7-0)+1)/256, i.e.  $00_H$  is the minimum and  $FF_H$  the maximum volume.

The whole control/status block is usually only written once in the beginning of communication.

## 6.2.1.2 Compressed Audio Protocol with Outband Control

To minimize the bandwidth on the compressed audio interface, an outband controlled protocol is implemented in the JADE. This means that the mode settings for the JADE are usually done before audio data exchange is started using the procedure described in section 6.2.1.1. During audio data transfer the JADE keeps its current mode settings and only compressed audio is exchanged.

The size and format of the compressed data is summarized in the table below for the various operating modes:

Compression Mode	Compressed data packet size in bytes	Valid bits per byte <sup>1</sup> )
Neutral	0	0
8 KHz pass-through	160	8
16 KHz pass-through	320	8
G.711	80	8
G.722, 64 kbit/s	80	8
G.722, 56 kbit/s	80	7
G.722, 48 kbit/s	80	6
G.728	20	8

<sup>1</sup>) Always the most significant bits of a byte are valid and the least significant bits are ignored.

**Note:** Independently of the interface selection for the compressed audio, always the most significant bit of the most significant byte is transferred first, e.g. when using pass-through modes, the 16-bit samples are split up into two bytes and the most significant bit of the most significant byte is transferred first (big endian).

## 6.2.1.3 Compressed Audio Protocol with Inband Control

The following paragraph describes an H.221 oriented protocol which transfers the control information inband with the compressed audio data.

The user sends commands and data, and the provider sends status and data. Commands and data or status and data are grouped into blocks of 16-bit words.

Between the user and the JADE one data packet is transferred each way every 10 msec. The packet, that is transferred from the video processor to the JADE - called "command

data" - consists of eight command words followed by the appropriate number of data words for the current speech algorithm:

## **Command Data Structure**

0	Command header word
1	Checksum of words 2-7
2	Set mode
3	Set options
4	Set volume
5-7	Reserved for future expansion
8+	Compressed data; 0, 40, 80 or 160 words

The header of the command data packet describes the JADE operation modes in effect for data in the next packet. **See "Commands" section** below for a detailed description of the above command words.

The packet that is transferred from the JADE to the video processor - called "status data" - consists of eight status words followed by the appropriate number of data words for the current speech algorithm:

## Status Data Structure

0	Status header word
1	Capabilities
2	Mode status
3	Options status
4	Volume satus
5	Error conditions
6-7	Reserved for future expansion
8+	Compressed data; 0, 40, 80 or 160 words

Semiconductor Group

The compressed data is between 0 and 160 words long depending on which of the decoding/encoding modes is active (neutral, G.728, G.711, G.722, 8 KHz samples pass-through or 16 KHz samples pass-through). Due to the different bit-rates of the decoding/encoding modes for 16 Kbps, 48 Kbps and 56 Kbps only two, six or seven bits of a byte are used. The most significant bits of the byte are valid and the least significant bits are ignored. The first byte is the most significant byte of a word.

A header bit can indicate that the current compressed data is invalid. This means that it is not decoded and instead the sound from a previous packet is repeated. By that a simple interpolation of the speech signal is achieved to avoid an audible click.

Mode	Compressed
Neutral	0
G.728	40
G.711	40
G.722	40
8 KHz pass-through	80
16 KHz pass-through	160

The size of the command and data packets is the following (header excluded):

The communication between user and JADE starts in the neutral mode. To initiate transfer of speech data, the user sends a command data structure set to the desired compression mode(s) in a neutral size packet. The mode change affects the JADE's input pipeline stage in the next 10 msec period. This means that if the decode mode changes, the next packet from the user will change in size (corresponding to the new decode mode), while if the encode mode changes, the third packet from the JADE will be affected (packets from the JADE represent the output stage of the pipeline). As a general rule, any changes to the current operating mode or opetions (volume, mute, etc.) transferred to the JADE from the user take effect on the input captured on the next 10 msec boundary.

To change compression modes, the user must first send two neutral mode command packets. The first neutral mode command will be in a full-size packet per the current operating mode, while the following neutral mode command packet does only contain the 8 words header. Two neutral packets are required to clear the JADE's pipeline.

During that time the JADE will reorganize it's memory (if required) and re-initialize internal variables.

**Note:** When a mode change is requested by the user without sending two neutral packets before, the JADE may not work stable.

## Commands:

The following section defines the commands which are sent from the user to the JADE. Any changes in mode affects the input pipeline stage in the next 10 msec time slot.

1. Command header word:

0 0	0 0	1 0	0 0	0 0	0	1	1	1	1
-----	-----	-----	-----	-----	---	---	---	---	---

2. Checksum:

The sum of the six following words (regarded as signed 16 bit values) in the command header. If the checksum is wrong, no modes or options are changed, and an error status is sent back in the next status header.

#### 3. Set Mode:

х	х	х	х	х	х	х	х	EM3	EM2	EM1	EM0	DM3	DM2	DM1	DM0
---	---	---	---	---	---	---	---	-----	-----	-----	-----	-----	-----	-----	-----

Audio modes for encoder (EM0:3) and decoder (DM0:3). The following modes are defined:

RESET special full word definition of the command mode. Reset is defined as 0xFFFF and returns the JADE to its power on default state 0 Neutral mode, only command and status header information is

0 Neutral mode, only command and status header information is exchanged

- Pass-through 16-bit linear 8 KHz or 16 KHz sampled data
   G.711 8 KHz sample rate A-law encoding/decoding
- 3 G.711 8 KHz sample rate µ-law encoding/decoding
- 4 G.722 16 KHz sample rate (wideband) sub-band ADPCM encoding/decoding
- 5 G.728 8 KHz sample rate low delay code excited linear predictive coding (LD-CELP)

## 4. Set Options:

ſ	Ι	х	х	х	х	L2	L1	L0	х	S	Re1	Re0	Rd1	Rd0	е	d
L																i

- d decoding mute enable (1) and disable (0). After switching, a ramping function is implemented to avoid audible clicks
- e encoding mute enable (1) and disable (0). After switching, a ramping function is implemented to avoid audible clicks
- Re(1-0), Restricted number of bits for encode and decode. Only used for G.722, that
- Rd(1-0) offers modes where less than 8 bits per byte are used: 7 bits per byte (56 kbps) and 6 bits per byte (48 kbps).
  - 00 8 valid bits per byte
  - 01 7 valid bits per byte
  - 10 6 valid bits per byte
  - 11 Reserved

S Sampling Rate of the codec connected to the JADE, either 8 KHz (0) or 16 KHz (1). If the sampling rate of the codec is different from the sampling rate expected by the selected speech coder, the JADE automatically uses over-/undersampling filters to convert the audio data.
 When using G.728 mode and S=1 indicating a 16 KHz codec is connected, the postfilter of G.728 is switched off to ensure the computational power for the over-/undersampling filters is available. The effect on the audio quality is negligible.
 When using G.722 mode and S=0 indicating an 8 KHz codec is connected, the bandwidth of the G.722 input/output data is reduced to 3.4 KHz.

Nevertheless, the compressed data stream is fully compatible and interoperable with the G.722 standard.

- L(2-0) Loopback modes, used for testing the audio subsystem. The following loops are implemented:
  - 000 No loopback (default)
  - 001 Send received compressed data back to the user as encode data
  - 010 Encode the decoded user data
  - 011 Reserved
  - 100 Reserved
  - 101 Decode the encoded audio input data
  - 110 Send the digital ADC output to the DAC input \*)
  - 111 Reserved

\*) When operating with a combination of 16 KHz codec and G.711 or 8 KHz codec and G.722 the loopback mode 110 is not available.

- I Data is invalid. If I is set then the compressed data in this packet was missing or had errors. The data words in this packet are still sent to avoid buffer problems.
- 5. Set Volume

EV7 EV6 EV5 EV4 EV3 EV2 EV1 EV0 DV7 DV6 DV5 DV4 DV3 DV3	DV1 DV0	/0
---------------------------------------------------------	---------	----

Adjusts the gain on the analog input and output. Realized by multiplying the encoder samples with (EV(7-0)+1)/256 and the decoder samples with (DV(7-0)+1)/256, i.e. for maximum volume, the samples are not affected and for minimum volume they are divided by 256.

#### Status:

The following section defines the status information that is sent from the JADE to the user. The status packet contains information about the current output pipeline stage, i.e. the modes used to generate the data in the status packet itself.

#### 1. Status header word:

Γ	0	1	0	0	1	0	0	0	0	0	0	0	1	1	1	1
	0	I	0	0	I	0	0	0	0	0	0	0	I	I	I	I

#### 2. Capabilities:

C	)	S	0	0	0	0	0	0	0	0	0	L	W	μ	А	Р

Р	Pass-through mode available (1) or not (0)
А	G.711 - 8 KHz sample rate A-law coding available
μ	G.711 - 8 KHz sample rate µ-law coding available
W	G.722 - 16 KHz sample rate (wideband) sub-band ADPCM coding available
L	G.728 - 8 KHz sample rate low delay code excited linear predictive coding (LD-CELP) available

- S Symmetry required. The JADE reports a 1 indicating the standards used for encoding must be the same as for decoding. Nevertheless, mixed G.711/G.728 encoding/decoding is possible with the JADE.
- C Codec connected to the JADE (1) or not (0). Default is 1.

#### 3. Mode Status:

ſ	х	х	х	х	х	х	х	х	EM3	EM2	EM1	EM0	DM3	DM2	DM1	DM0
L																

Report the audio mode or operation as defined in the command mode word above for the data that is in this packet.

#### 4. Options Status:

I	х	х	х	х	L2	L1	L0	х	S	Re1	Re0	Rd1	Rd0	е	d
---	---	---	---	---	----	----	----	---	---	-----	-----	-----	-----	---	---

Report the audio mode or operation per the bits as defined in the command options word above for the data in this packet.

5. Volume Status:

EV7	EV6	EV5	EV4	EV3	EV2	EV1	EV0	DV7	DV6	DV5	DV4	DV3	DV2	DV1	DV0	
-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	--

Report the gain on the analog input and output. Defined as in the command volume word above, i.e. 0 is the minimum volume, and 255 is the maximum.

6. Error Conditions:

Semiconductor Group

										-					
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0

Set in response to an error, either in the command sequence or an internal error. All zero indicates no error.

- Bit Error Condition
- 0 Invalid checksum
- 1 Invalid audio mode
- 2 Invalid loopback mode
- 3 Hardware error
- 4 Packet timing error

#### 6.2.2 Uncompressed Data Protocol

The uncompressed data protocol is quite simple. The default configuration is 8 KHz sampling rate and 16-bit linear data. The sampling rate can be switched between 8 KHz and 16 KHz (see S-bit in the control block). For a 10 msec framing the size of the uncompressed data (in bytes) is listed in the table below:

	16-bit linear
8 KHz sampling rate	160
16 KHz sampling rate	320

**Note:** Independently of the interface selection for the uncompressed audio, always the most significant bit of the most significant byte is transferred first, e.g. 16-bit linear samples are split up into two bytes and the most significant bit of the most significant byte is transferred first (big endian).

## 6.2.3 Audio Interface Timings

In this chapter the timings and/or interrupt handshake procedures are described for the different hardware interface selections (Host/Host, IOM/Host, IOM/Serial Audio Interface).


After a hardware reset the firmware automatically does all necessary initializations for the IOM/Serial Audio Interface combination described in section 6.2.3.3. The other interface combinations can be configured by configuring the control block (see section 6.2.1.1).

**Note:** After a hardware reset, the JADE firmware needs to initialize its internal memories and interfaces. The time to do this is less than 10 msec. The user must take care to access the JADE only after this initialization phase is completed, i.e. 10 msec after the hardware reset.

### 6.2.3.1 Uncompressed Data: Host IF Compressed Data: Host IF

This interface combination is used for offline processing of audio (ISEL(1-0)=00). I.e. the compression can be done faster than realtime, because the JADE is in each mode able to process audio *at least* in realtime. This definitely also depends on the capabilities of the host processor to provide a fast interrupt service to the handshake procedure described below. The most complex algorithm is G.728, in this mode the maximum possible speed is only slightly faster than realtime, because almost all of the computational power of the JADE is needed to compress the audio.

The basic structure of data exchange between the Host and the JADE is for all compression modes the same, except for the 16 KHz pass-through mode. Thus, two different cases have to be considered:



The picture shows the sequence of basic handshake procedures for one 10 msec frame. Basically, in both cases there are three blocks: The compressed audio exchange (basic procedure 1/3), the uncompressed audio exchange (basic procedure 2/3) and the finishing procedure (basic procedure 3/3).


The compressed audio exchange (1/3) is executed only once in a 10 msec frame, except of the 16 KHz pass-through mode. In the 16 KHz pass-through mode the mailbox cannot transfer the full data packet (320 or 336 bytes, depends on whether outband or inband control is selected) at once. Only for this mode the interrupt handshake procedure (1/3) is executed twice in one time frame. With the first run 256 bytes are transmitted in each direction, with the second run 64 bytes (outband control) or 80 bytes (inband control) are transmitted.

With the uncompressed audio handshake (2/3), 2.5 msec of uncompressed data are exchanged (20 samples for 8 KHz and 40 samples for 16 KHz sampling rate). This results in a four times repetition of this block to collect 10 msec of uncompressed data for the next frame.

Finally, a finishing handshake (3/3) is executed, which acknowledges the audio data exchange, offers the possibility to the host to request for other interrupt services and starts the next frame.

**Note:** The first time frame after the Host/Host interface has been setup starts with the last part of the finishing handshake procedure (3/3), see figure and table below.

For the handshake procedure of the compressed audio see figure below:




This procedure is (nearly) identical with the interrupt handshake when in IOM/Host mode (see section 6.2.3.2) and the following steps are performed:

- 1. The JADE writes one frame of encoded audio data into the mailbox (most significant byte first).
- 2. The JADE generates a "VocoderFinished" interrupt at INT# line to the host by writing a value C0h or 80h (toggling) into IND interrupt status register at address 58h. The value of this interrupt is each time toggling between C0h and 80h to ensure that a polling host can consider a new "VocoderFinished". For an interrupt driven host one should just connect both numbers to the same interrupt service routine.
- 3. The host reads the compressed audio frame from the mailbox using the procedure described in section 3.4 and may reset the INDB bit. The reset of the INDB bit is not mandatory and may be skipped.
- 4. The host writes the compressed audio frame for the decoder into the mailbox using the procedure described in section 3.4.
- 5. The host generates an interrupt to the JADE by writing value 24h into INH interrupt status register at address 50h.
- 6. The JADE reads the compressed audio data from the mailbox and acknowledges the reception by resetting the INHB bit.

In the following, four 2.5 msec packets of uncompressed audio data are exchanged. See figure below for the handshake procedure:

## PSB 7280, Preliminary

#### **Firmware Features**



The following steps are executed:

- 1. The JADE writes a packet of uncompressed audio (2.5 msec) into the mailbox (most significant byte first).
- 2. The JADE generates an interrupt at INT# line to the host by writing a value 03h into IND interrupt status register at address 58h.


This interrupt acknowledges the previous INH interrupt (either from the compressed data transfer or from the last uncompressed data transfer) and requests the current uncompressed data exchange.

- 3. The host reads the uncompressed audio from the mailbox using the procedure described in section 3.4 and may reset the INDB bit. The reset of the INDB bit is not mandatory and may be skipped.
- 4. The host writes a packet of uncompressed audio (2.5 msec) into the mailbox using the procedure described in section 3.4.
- 5. The host generates an interrupt of the JADE by writing value 02h into INH interrupt status register at address 50h.
- 6. The JADE reads the uncompressed audio data from the mailbox.

After the above procedure has been repeated four times, the finishing procedure is executed (see figure below):

## PSB 7280, Preliminary

#### **Firmware Features**



The following steps are executed:

- 1. The JADE generates an interrupt at INT# line to the host by writing a value 04h into INH interrupt status register at address 50h.
- 2. The host may reset the INDB as a reaction to the JADE interrupt. This step is not mandatory and may be skipped.

## 3. Start point in first frame

At this point, the host can request other interrupts, like Read Status or Write Control Block (see section 6.2.1.1). The number of interrupts and the time to execute them is not limited by the JADE, but dedicated by the host itself. The host may request interrupts as long as it has not executed the next step of this table.

- The host generates an interrupt to the JADE by writing value 05h into INH interrupt status register at address 50h. By that, the host indicates that it is ready to exchange the next frame of data.
- 5. The JADE resets the INHB bit.

With this procedure the handling of one frame of data is finished and the next frame is started beginning with the exchange of the compressed audio (procedure 1/3).

When starting the above protocol, it begins at the point marked with "Start in first frame". This is to enable the host to have control of the real start time, so the host first has to generate a "Host Ready" interrupt (INH=05h) before the host will start with the exchange of the compressed audio (procedure 1/3). After that, the Host/Host handshake procedure is executed cyclically.

**Note:** A polling host should not directly poll the IND interrupt status register 58h, but the DINT bit in INT# interrupt status register 75h. This bit always shows whether an interrupt from the DSP has been generated or not, independently of the corresponding mask register. The mask register only decides whether an interrupt at INT# line is generated. After having recognized an IND interrupt status, the polling host may read out the register 58h to get the interrupt number.

## 6.2.3.2 Uncompressed Data: IOM IF Compressed Data: Host IF

The JADE can provide the uncompressed audio via the IOM interface while exchanging the compressed audio through the host interface (ISEL(1-0)=01).

After switching to IOM/Host interface combination by programming the ISEL(1-0) bits in the control block, an initialization phase is executed by the JADE in which the internal firmware re-programs the configuration/control registers like in the default configuration (see section 5.3) to setup the IOM interface for the communication with the analog front end (AFE). This initialization phase is < 10 msec.


The IOM Interface is in TE mode (double DCL clock) and IC1/2 channels are selected for the 16 bit linear data transfer between the JADE and the analog front end (AFE). The DD line is output of the JADE, DU is input to the JADE.

This configuration may be changed by the host by just overwriting the corresponding registers after the default initialization has been completed.

An interrupt handshake protocol is implemented for the data exchange on the host interface. The basic timing for this protocol is determined by the uncompressed data rate at the IOM interface. See figure below for the interrupt handshake procedure:

## PSB 7280, Preliminary

#### **Firmware Features**



Semiconductor Group

The JADE starts the above interrupt procedure once every frame (default: 10 msec), except of the 16 KHz pass-through mode. In the 16 KHz pass-through mode the mailbox cannot transfer the full data packet (320 or 336 bytes, depends on whether outband or inband control is selected) at once. Only for this mode the above interrupt handshake procedure is executed twice in one time frame. With the first "VocoderFinished" 256 bytes are transmitted in each direction, with the second run 64 bytes (outband control) or 80 bytes (inband control) are transmitted.

The following steps are performed:

- 1. The JADE writes one frame of encoded audio data into the mailbox (most significant byte first).
- 2. The JADE writes a backup of the "VocoderFinished" interrupt number performed in the next step into the host accessible register 61h. This is only used for detection of a missed interrupt when a slow host is connected, see text below.
- 3. The JADE generates a "VocoderFinished" interrupt at INT# line to the host by writing a value C0h or 80h (toggling) into IND interrupt status register at address 58h. The value of this interrupt is each time toggling between C0h and 80h to ensure that a polling host can consider a new "VocoderFinished". For an interrupt driven host one should just connect both numbers to the same interrupt service routine.
- 4. The host reads the compressed audio frame from the mailbox using the procedure described in section 3.4 and may reset the INDB bit. The reset of the INDB bit is not mandatory and may be skipped.

#### 5. **Start point in first frame**

The host writes the compressed audio frame for the decoder into the mailbox using the procedure described in section 3.4.

- 6. The host generates an interrupt to the JADE by writing value 24h into INH interrupt status register at address 50h.
- 7. The JADE reads the compressed audio data from the mailbox and acknowledges the reception by resetting the INHB bit. <sup>1</sup>), <sup>2</sup>)

<sup>1</sup>) To keep the interrupt load for the host as small as possible, the JADE does not generate an acknowledge interrupt. It is guaranteed, that the INH interrupt 24h is

serviced within a time of 125  $\mu$ sec, so if the host sends the interrupt 24h soon enough, it is guaranteed, that the interrupt handshake procedure is completed before the next "VocoderFinished" from the JADE appears. So, in this case the host does not need to check the status of INHB.

<sup>2</sup>) If the host wants to apply other actions, e.g. reading or writing of the control/status block, it has to wait for the INHB bit to be reset to 0. All these additional actions should be completed within the current time frame (default: within 10 msec after the "VocoderFinished" interrupt). Otherwise special situations in the interrupt sequence have to be considered by the host, see text below.

When starting the above procedure, it begins at the point marked with "Start in first frame". This is to enable the host to have control of the real start time, so the host first has to deliver compressed data to the JADE and generate the corresponding interrupt. After that, the IOM/Host handshake procedure is executed cyclically.

**Note:** A polling host should not directly poll the IND interrupt status register 58h, but the DINT bit in INT# interrupt status register 75h. This bit always shows whether an interrupt from the DSP has been generated or not, independently of the corresponding mask register. The mask register only decides whether an interrupt at INT# line is generated. After having recognized an IND interrupt status, the polling host may read out the register 58h to get the interrupt number.

**Note:** Some special situations have to be considered if one uses a slow host that cannot always ensure to finish the whole interrupt handshake in one frame period (default 10 msec), i.e. before the next VocoderFinished interrupt is generated by the JADE. Collisions between not finished interrupts and the new VocoderFinished Interrupt may occur.

#### Interrupt conflicts with a slow host

In the following some special situations and the recommended handling are described to keep the host protocol stable also in situations where the host has not finished it's interrupt requests before the begin of the next time frame, as long as the interrupt service delay is less than 160 msec.

The following descriptions apply for all encoder/decoder modes, except the 16 KHz pass-through. In the 16 KHz pass-through mode, the host must ensure that all interrupts are finished before the next "VocoderFinished" is generated by the JADE. This is because of the special double-"VocoderFinished" protocol, see text above.


The interrupts "Write JADE Control Block" and "Read JADE Status" are representative for all kinds of interrupts initiated by the host, so they are used in the following as an example for the corresponding type of interrupt.

## 1. "Write JADE Control Block" conflict with "VocoderFinished", Case 1

A critical situation for the host may occur when a "Write JADE Control Block" (WCB) interrupt handshake is done immediately before the next time frame starting with the new "VocoderFinished" (VocFin) interrupt begins. See figure below:

## **PSB 7280, Preliminary**

#### **Firmware Features**



In this case, the WCB interrupt handshake is finished correctly, but the acknowledge interrupt IND 32h may be missed by the host if it is busy at that time, because the next

Semiconductor Group

VocFin may be generated by the JADE before the host is able to recognize the IND 32h interrupt. The IND interrupt status register then is overwritten by the VocFin interrupt. If the host was busy during the time these two interrupts occured, it will afterwards only detect the VocFin interrupt and miss the acknowledge of the WCB.

To handle this situation, the host should have an internal status register indicating an outstanding acknowledge interrupt. In case a VocFin is detected and an acknowledge interrupt is outstanding, the host has to check the INHB bit. As shown in the figure above, the INHB bit is reset in the WCB acknowledge procedure (see bold text). If the host detects INHB=0, the WCB interrupt has been acknowledged, but the host has missed the IND 32h interrupt. If the host detects INHB=1, the WCB interrupt has not yet been serviced and will be serviced later. For this case see also the conflict situation below.


## 2. "Write JADE Control Block" conflict with "VocoderFinished", Case 2

Another critical situation for the host may occur when a "Write JADE Control Block" (WCB) interrupt handshake is started in parallel with with the new VocoderFinished interrupt of the new time frame.

See figure below:

## PSB 7280, Preliminary

#### **Firmware Features**



In this case, the host generates the WCB interrupt before it has recognized the VocFin from the JADE and the JADE generates the VocFin before it has recognized the WCB from the host.

Immediately after the reception of WCB request the JADE will service that interrupt and send the corresponding acknowledge interrupt IND 32h. The VocFin interrupt status in the IND register is overwritten by that. If the host was busy between VocFin and the acknowledge of WCB, it will only receive one interrupt and recognize the later one, which is the IND 32h. To recognize, that it has missed one VocFin interrupt, the host should check the "VocoderFinished" backup register 61h. If the value of this register has toggled, it knows that there has been a VocFin before the IND 32h interrupt and must continue to service it.

**Note:** A parallel read/write access of the 3061/61 register is not prohibited by hardware. Thus an invalid value maybe read by the host when it reads the register at the same time as the JADE writes it. As a consequence, the host has to implement a double last look regarding this register, i.e. it has to read the contents until it has read the same value in two consecutive read-accesses, only then it is ensured that the value is valid.

## 3. "Read JADE Status" conflict with "VocoderFinished", Case 1

If a "Read JADE Status" (RS) interrupt handshake is initiated by the host immediately before the next time frame starts and is not completed at the time the new VocFin interrupt should occur, the VocFin is delayed until the RS is finished.

Due to audio delay reasons, the JADE has small internal buffers for the compressed data. This leads to an overwriting of audio data very soon after a VocFin is delayed.


It is ensured that the JADE is working stable in these situations (except for the 16 KHz pass-through mode, in which two VocFin handshakes have to be done in each time frame, see above), nevertheless, a graceful degradation of speech quality has to be accepted by the user which is about proportional to the real delay time of the VocFin interrupt (the smaller the delay due to the busy host, the smaller the degradation of quality).

## 4. "Read JADE Status" conflict with "VocoderFinished", Case 2

A "Read JADE Status" (RS) request from the host coming in parallel with the VocFin of the new time frame will cause the following interrupt flow:

## PSB 7280, Preliminary

#### **Firmware Features**




Semiconductor Group

The SR request will be recognized by the JADE, but not immediately be serviced. It is stored in an internal interrupt buffer and the VocFin is handled first as the higher priority interrupt. So, the host must not wait for the SR request to be serviced, but has to be able to recognize a VocFin interrupt from the JADE after an SR request. The VocFin interrupt then is serviced as usual and only after the corresponding handshake mechanism is finished, the SR request is serviced by the JADE.

#### 6.2.3.3 Uncompressed Data: IOM IF Compressed Data: Serial Audio Interface (SAI)

This is the default mode of the JADE (ISEL(1-0)=10). The complete setup of the interfaces, timeslots and so on is done by the on-chip firmware after Reset, so that a standalone application with a video processor using the IOM-SAI interface combination can be realized without the need of an additional host.



The on-chip firmware uses the HDLC1 controller in transparent mode for the transfer of the compressed audio data over the serial audio interface. During the initialization phase after a reset, the internal firmware programs the configuration/control registers (see section 5.3) and the HDLC1 controller (see section 5.4). This results in a serial clock rate of 1.23 MHz continously generated by the JADE, a 16 bit time-slot length and MSB sent/received first. The frame sync signals RFS and TFS are generated by the JADE non-continously, i.e. during one frame only the exact number of frame syncs needed for the transfer of the current packet of data is generated in one burst.

The IOM Interface is in TE mode (double DCL clock) and IC1/2 channels are selected for the 16 bit linear data transfer between the JADE and the analog front end (AFE). The DD line is output of the JADE, DU is input to the JADE.

This configuration may be changed by the host by just overwriting the corresponding registers.

The timing of the JADE firmware is controlled by the video processor, which generates an interrupt every 10 msec at the SIO line. The JADE then starts generating a number of frame sync signals at RFS and TFS, depending on the length of the data packet that has to be exchanged. The RFS and TFS bursts are asynchronously, i.e. the RFS burst starts about 16 frame syncs before the TFS. After data packet transfer the JADE waits for the next SIO interrupt.

**Note:** During startup procedure the uncompressed interface (IOM) must be setup before the Serial Audio Interface is started, i.e. the FSC and DCL signals must be stable before the first 10 msec interrupt is generated by the video processor.

Due to small differences in the clock of the video processor and the audio output, the JADE is able to add two uncompressed audio samples every 10 msec. That means, a skew of about 2.5% ( $f_s$ =8kHz) or 1.25% ( $f_s$ =16kHz) between the communication board's clock and the audio codec's clock is acceptable to the JADE and should be aurally imperceptible. In the following this will be called the long term skew.

In addition to the long term skew, the JADE can correct for short term variances using an internal buffer mechanism. This allows single SIO periods to be 10 msec +/- 15%.

The full definition is as follows:

Long term SIO period T<sub>L</sub>:

$$T_L = 10ms \pm 0.25ms$$

Short term SIO period T<sub>S</sub>:

$$T_s = 10ms \pm 1.5ms$$

Duration of n consecutive SIO periods:

$$\sum_{i=1}^{n} T_i = 10 - 10 T_L + T_S$$

The basic clock for the definition of [ms] is the frame sync signal of the uncompressed audio interface.

Semiconductor Group

8.96

**Note:** For maximum audio quality it is recommended to keep the skew between the IOM-2 and the SIO time base as small as possible, i.e. to adjust  $T_L$  in the above definition as close to 10 msec as possible. In an application with the VCP from 8x8 (formerly IIT) like in the Siemens/8x8 reference board design, the SIO interrupt period is locked to the IOM-2 time base after a call is setup, so no compensation on the uncompressed audio needs to be done by the JADE any more. This ensures the maximum possible audio quality.

## 7 Electrical Specification

#### 7.1 Absolute Maximum Ratings

Parameter	Symbol	Limit values	Unit
Ambient temperature under bias	T <sub>A</sub>	0 to 70	°C
Storage temperature	T <sub>stg</sub>	-65 to 125	°C
Supply Voltage	V <sub>DD</sub>	-0.5 to 4.2	V
Supply Voltage	V <sub>DDA</sub>	-0.5 to 4.2	V
Supply Voltage	V <sub>DDP</sub>	-0.5 to 6.0	V
Voltage of pin with respect to ground: XTAL1, XTAL2, V <sub>REF</sub> , RADJ	VS	-0.4 to V <sub>DD</sub> +0.5	V
Voltage of any other pin with respect to ground	VS	If $V_{DDP} < 3V$ : -0.4 to $V_{DD} + 0.5$ If $V_{DDP} > 3V$ : -0.4 to $V_{DDP} + 0.5$	V V

ESD-integrity is 1000V.

**Note:** Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 7.2 Operating Conditions

 $V_{\text{DD}}$  = 3.4 to 3.8 V,  $V_{\text{DDP}}$  = 4.5 to 5.5 V,  $V_{\text{SS}}$  = 0 V  $V_{\text{DDA}}$  = 3.4 to 3.8 V,  $V_{\text{SSA}}$  = 0 V;

## 7.3 DC Characteristics

Conditions:  $V_{DD}$  = 3.4 to 3.8 V,  $V_{DDP}$  = 4.5 to 5.5 V,  $V_{SS}$  = 0 V,  $T_A$  = 0 to +70 °C. All pins except XTAL1, XTAL2,  $V_{REF}$ , RADJ:

Parameter	Symbol	Limit	values	Unit	Test condition	
		Min	Max			
High-Level Input Voltage	V <sub>IH</sub>	2.0		V		
Low-Level Input Voltage	$V_{IL}$		0.8	V		
High-Level Output Voltage	V <sub>OH</sub>	2.4		V	I <sub>OH</sub> =-400 μA	
Low-Level Output Voltage	V <sub>OL</sub>		0.45	V	$I_{OL}$ =7 mA pins FSC, DCL, DU, DD, SR and ST (50 pF) $I_{OL}$ =5 mA pins <u>CA(0:15), CD(0:15),</u> CRD,CWR,CPS,CDS (30 pF) $I_{OL}$ =2 mA all others (30 pF)	
Input leakage current	ILI	-1	1	μΑ	0 V < $V_{IN}$ < $V_{DDA}$ for XTAL1, V <sub>REF</sub> , RADJ 0 V < $V_{IN}$ < $V_{DDP}$ for all others	
Output leakage current	ILO	-1	1	μΑ	0 V < $V_{OUT}$ < $V_{DDA}$ for XTAL2 0 V < $V_{OUT}$ < $V_{DDP}$ for all others	
V <sub>DD</sub> +V <sub>DDA</sub> supply current	I <sub>DDS</sub>		170	mA		
V <sub>DDP</sub> supply current	I <sub>DDPS</sub>		120	mA		


The power supply on voltage on  $V_{DD} - V_{SS}$  and  $V_{DDA} - V_{SSA}$  can be applied before or after the power supply on  $V_{DDP}/V_{SSP}$  without any damage to the circuit. Applying voltages to signal pins when power supply is not active (circuit not under bias) may cause damage – refer to paragraph "Absolute Maximum Ratings".

When power supply is switched on, the pads do not reach their stable bias until after 2  $\mu s$  (maximum).

## 7.4 Capacitances

Parameter	Symbol	Limit va	alues	Unit	Test condition
		Min	Max		
Input capacitance	C <sub>IN</sub>		7	pF	
I/O capacitance	C <sub>I/O</sub>		7	pF	
Load capacitance	C <sub>LD</sub>		7	pF	XTAL1,2

## 7.5 Oscillator Circuit



## 7.6 XTAL 1,2 Recommended typical crystal parameters


Parameter	Symbol	Limit Values	Unit
Motional capacitance	C <sub>1</sub>	17	fF
Shunt	C <sub>0</sub>	5	pF
Load	CL	≤ 7	pF
Resonance resistance	R <sub>r</sub>	≤ 50	Ω

## 7.7 AC Characteristics

## 7.7.1 Testing Waveform


Conditions as above (Recommended Operating Conditions) at  $T_A = 0$  to 70 °C.

Inputs are driven to 2.4 V for a logical "1" and to 0.4 V for a logical "0". Timing measurements are made at 2.0 V for a logical "1" and 0.8 V for a logical "0". The AC testing input/output waveforms are shown in the **figure below**.




# 7.7.2 Parallel Host Interface Timing

## Host Interface Read Cycle




## Host Interface Write Cycle




## PSB 7280, Preliminary

## **Electrical Specification**

## **Address Timing**




## Interrupt Release Timing




## **Electrical Specification**

Parameter	Symbol	Limit values		Unit
		Min	Max	
ALE pulse width	t <sub>AA</sub>	50		ns
Address setup time from ALE	t <sub>AL</sub>	15		ns
Address hold time from ALE	t <sub>LA</sub>	10		ns
Address latch setup time to $\overline{WR}$ , $\overline{RD}$	t <sub>ALS</sub>	0		ns
ALE guard time	t <sub>AD</sub>	15		ns
RD pulse width	t <sub>RR</sub>	110		ns
Data output delay from RD	t <sub>RD</sub>		110	ns
Data float from RD	t <sub>DF</sub>		25	ns
RD control interval	t <sub>RI</sub>	70		ns
WR pulse width	<i>t</i> ww	60		ns
Data setup time to $\overline{WR} \times \overline{CS}$	t <sub>DW</sub>	35		ns
Data hold time from $\overline{WR} \times \overline{CS}$	t <sub>WD</sub>	10		ns
WR control interval	t <sub>WI</sub>	70		ns
Interrupt acknowledge to high-impedance	t <sub>IAT</sub>		100	ns

## 7.7.3 IOM-2 Interface Timing






Parameter	Symbol	Limit values		Unit
		Min	Max	
DCL period	t <sub>P</sub>	244		ns
DCL high	t <sub>WH</sub>	100		ns
DCL low	t <sub>WL</sub>	100		ns
Frame sync setup	t <sub>FSS</sub>	120		ns
Frame sync hold	t <sub>FSH</sub>	40		ns
Frame sync width	t <sub>FSW</sub>	40		ns
Output data delay from FSC (if $t_{OZD} < t_{ODD}$ )	t <sub>OZD</sub>		100	ns
Output data delay from DCL (if $t_{ODD} < t_{OZD}$ )	t <sub>ODD</sub>		100	ns
Output data from active to high impedance	t <sub>ODZ</sub>		80	ns
Input data setup	t <sub>IDS</sub>	20		ns
Input data hold	t <sub>IDH</sub>	40		ns

Semiconductor Group

IOM-2 Timing with Double Rate DCL




Parameter	Symbol	Limit v	Unit	
		Min	Max	
DCL period	t <sub>P</sub>	244		ns
DCL high	t <sub>WH</sub>	100		ns
DCL low	t <sub>WL</sub>	100		ns
Frame sync setup	t <sub>FSS</sub>	40		ns
Frame sync hold	t <sub>FSH</sub>	40		ns
Output data from high impedance to active	t <sub>OZD</sub>		100	ns
Output data delay from clock	tODD		100	ns
Output data from active to high impedance	t <sub>ODZ</sub>		80	ns
Input data setup	t <sub>IDS</sub>	20		ns
Input data hold	t <sub>IDH</sub>	40		ns

Semiconductor Group

# 7.7.4 Serial Audio Interface Timing

## Serial Clock




Parameter	Symbol	Limit values		Unit
		Min	Max	
SCLK period	t <sub>P</sub>	244		ns
SCLK high	t <sub>WH</sub>	100		ns
SCLK low	t <sub>WL</sub>	100		ns

## PSB 7280, Preliminary

## **Serial Output Timing**


## **Electrical Specification**



Parameter	Symbol	Limit values		Unit
		Min	Max	
TFS/RFS setup	t <sub>FSS</sub>	40		ns
TFS/RFS hold	t <sub>FSH</sub>	40		ns
Output data delay from clock	tODD		100	ns
Output data from active to high impedance	t <sub>ODZ</sub>		80	ns

## **Serial Input Timing**

## **Electrical Specification**




Parameter	Symbol	Limit values		Unit
		Min	Max	
TFS/RFS setup	t <sub>FSS</sub>	40		ns
TFS/RFS hold	t <sub>FSH</sub>	40		ns
Input data setup	t <sub>IDS</sub>	20		ns
Input data hold	t <sub>IDH</sub>	40		ns

# PSB 7280, Preliminary

## **Electrical Specification**

# **TFS/RFS Output Timing**




Parameter	Symbol	Limit values		Unit
		Min	Max	
TFS/RFS out	t <sub>FO</sub>		40	ns

## 7.7.5 External Memory Interface

No external SRAM needs to be connected to the JADE, since it has all memories on chip. Nevertheless, an external memory interface is implemented for development purpose only.

The timing of this interface is not part of the test procedure for the JADE, and so not specified at this point. For development purpose especially tested devices (including external memory interface test) are available from Siemens on request in small quantities. These devices are working under special conditions such as e.g. higher supply voltage.




# 7.7.6 Boundary Scan Timing

Parameter	Symbol	Limit values		Unit
		Min	Max	
TCLK clock period	t <sub>P</sub>	250		ns
TCLK clock period high	t <sub>H</sub>	110		ns
TCLK clock period low	tL	110		ns
TMS setup time to TCLK	t <sub>MS</sub>	40		ns
TMS hold time from TCLK	t <sub>MH</sub>	40		ns
TDI setup time to TCLK	t <sub>DS</sub>	40		ns
TDI hold time from TCLK	t <sub>DH</sub>	40		ns
TDO valid delay from TCLK	t <sub>DD</sub>		70	ns

## Package Outline

## 8 Package Outline

P-TQFP-100 package with size 14x14 mm, pitch 0.5 mm, height 1.4 mm.



1) Does not include plastic or metal protrusion of 0.25 max. per side