

# Programmable logic arrays

## (22 × 42 × 10)

PLUS173B/D

### DESCRIPTION

The PLUS173 PLDs are high speed, combinatorial Programmable Logic Arrays. The Philips Semiconductors state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce propagation delays as short as 12ns.

The 24-pin PLUS173 devices have a programmable AND array and a programmable OR array. Unlike PAL<sup>®</sup> devices, 100% product term sharing is supported. Any of the 32 logic product terms can be connected to any or all of the 10 output OR gates. Most PAL ICs are limited to 7 AND terms per OR function; the PLUS173 devices can support up to 32 input wide OR functions.

The polarity of each output is user-programmable as either Active-High or Active-Low, thus allowing AND-OR or AND-NOR logic implementation. This feature adds an element of design flexibility, particularly when implementing complex decoding functions.

The PLUS173 devices are user-programmable using one of several commercially available, industry standard PLD programmers.


### FEATURES

- I/O propagation delays (worst case)
  - PLUS173B – 15ns max.
  - PLUS173D – 12ns max.
- Functional superset of 20L10 and most other 24-pin combinatorial PAL devices
- Two programmable arrays
  - Supports 32 input wide OR functions
- 12 inputs
- 10 bi-directional I/O
- 42 AND gates
  - 32 logic product terms
  - 10 direction control terms
- Programmable output polarity
  - Active-High or Active-Low
- Security fuse
- 3-State outputs
- Power dissipation: 750mW (typ.)
- TTL Compatible

### APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

### PIN CONFIGURATIONS



### ORDERING INFORMATION

| DESCRIPTION                             | t <sub>PD</sub> (MAX) | ORDER CODE | DRAWING NUMBER |
|---|-----------------------|------------|----------------|
| 24-Pin Plastic Dual In-Line 300mil-wide | 15ns                  | PLUS173BN  | 0410D          |
| 24-Pin Plastic Dual In-Line 300mil-wide | 12ns                  | PLUS173DN  | 0410D          |
| 28-Pin Plastic Leaded Chip Carrier      | 15ns                  | PLUS173BA  | 0401F          |
| 28-Pin Plastic Leaded Chip Carrier      | 12ns                  | PLUS173DA  | 0401F          |


<sup>®</sup>PAL is a registered trademark of Advanced Micro Devices Corporation.

Programmable logic arrays

(22 × 42 × 10)

PLUS173B/D


LOGIC DIAGRAM



Programmable logic arrays  
(22 × 42 × 10)

PLUS173B/D

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

| SYMBOL           | PARAMETER                            | RATING |      | UNIT            |
|------------------|--------------------------------------|--------|------|-----------------|
|                  |                                      | MIN    | MAX  |                 |
| V <sub>CC</sub>  | Supply voltage                       |        | +7   | V <sub>DC</sub> |
| V <sub>IN</sub>  | Input voltage                        |        | +5.5 | V <sub>DC</sub> |
| V <sub>OUT</sub> | Output voltage                       |        | +5.5 | V <sub>DC</sub> |
| I <sub>IN</sub>  | Input currents                       | −30    | +30  | mA              |
| I <sub>OUT</sub> | Output currents                      |        | +100 | mA              |
| T <sub>amb</sub> | Operating free-air temperature range | 0      | +75  | °C              |
| T <sub>stg</sub> | Storage temperature range            | −65    | +150 | °C              |

NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

THERMAL RATINGS

| TEMPERATURE                                   |       |
|---|-------|
| Maximum junction                              | 150°C |
| Maximum ambient                               | 75°C  |
| Allowable thermal rise<br>ambient to junction | 75°C  |

# Programmable logic arrays (22 × 42 × 10)

PLUS173B/D

## DC ELECTRICAL CHARACTERISTICS

0°C ≤ T<sub>amb</sub> ≤ +75°C, 4.75 ≤ V<sub>CC</sub> ≤ 5.25V

| SYMBOL                      | PARAMETER                                   | TEST CONDITIONS  | LIMITS |                  |            | UNIT |
|-----------------------------|---|--|--------|------------------|------------|------|
|                             |   |  | MIN    | TYP <sup>1</sup> | MAX        |      |
| Input voltage <sup>2</sup>  |   |  |        |                  |            |      |
| V <sub>IL</sub>             | Low   | V <sub>CC</sub> = MIN  | 2.0    |                  | 0.8        | V    |
| V <sub>IH</sub>             | High  | V <sub>CC</sub> = MAX  |        |                  | V          |      |
| V <sub>IC</sub>             | Clamp                                       | V <sub>CC</sub> = MIN, I <sub>IN</sub> = -12mA                               |        |                  | V          |      |
| Output voltage <sup>2</sup> |   |  |        |                  |            |      |
| V <sub>OL</sub>             | Low <sup>4</sup>                            | V <sub>CC</sub> = MIN<br>I <sub>OL</sub> = 15mA                              | 2.4    |                  | 0.5        | V    |
| V <sub>OH</sub>             | High <sup>5</sup>                           | I <sub>OH</sub> = -2mA   |        |                  | V          |      |
| Input current <sup>9</sup>  |   |  |        |                  |            |      |
| I <sub>IL</sub>             | Low   | V <sub>CC</sub> = MAX<br>V <sub>IN</sub> = 0.45V                             |        |                  | -100       | μA   |
| I <sub>IH</sub>             | High  | V <sub>IN</sub> = V <sub>CC</sub>  |        |                  | 40         | μA   |
| Output current              |   |  |        |                  |            |      |
| I <sub>O(OFF)</sub>         | Hi-Z state <sup>8</sup>                     | V <sub>CC</sub> = MAX<br>V <sub>OUT</sub> = 2.7V<br>V <sub>OUT</sub> = 0.45V | -15    |                  | 80<br>-140 | μA   |
| I <sub>OS</sub>             | Short circuit <sup>3, 5, 6</sup>            | V <sub>OUT</sub> = 0V  |        |                  | -70        | mA   |
| I <sub>CC</sub>             | V <sub>CC</sub> supply current <sup>7</sup> | V <sub>CC</sub> = MAX  |        | 150              | 200        | mA   |
| Capacitance                 |   |  |        |                  |            |      |
| I <sub>IN</sub>             | Input                                       | V <sub>CC</sub> = 5V<br>V <sub>IN</sub> = 2.0V                               |        | 8                |            | pF   |
| C <sub>B</sub>              | I/O   | V <sub>B</sub> = 2.0V  |        |                  |            | 15   |

### NOTES:

1. All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
2. All voltage values are with respect to network ground terminal.
3. Test one at a time.
4. Measured with inputs I<sub>0</sub> – I<sub>4</sub> = 0V, inputs I<sub>5</sub> – I<sub>9</sub> = 4.5V, I<sub>11</sub> = 4.5V and I<sub>19</sub> = 10V. For outputs B<sub>0</sub> – B<sub>4</sub> and for outputs B<sub>5</sub> – B<sub>9</sub> apply the same conditions except I<sub>11</sub> = 0V.
5. Same conditions as Note 4 except input I<sub>11</sub> = +10V.
6. Duration of short circuit should not exceed 1 second.
7. I<sub>CC</sub> is measured with inputs I<sub>0</sub> – I<sub>11</sub> and B<sub>0</sub> – B<sub>9</sub> = 0V. Part in Virgin State.
8. Leakage values are a combination of input and output leakage.
9. I<sub>IL</sub> and I<sub>IH</sub> limits are for dedicated inputs only (I<sub>0</sub> – I<sub>11</sub>).

Programmable logic arrays  
(22 × 42 × 10)

PLUS173B/D


AC ELECTRICAL CHARACTERISTICS

0°C ≤ T<sub>amb</sub> ≤ +75°C, 4.75 ≤ V<sub>CC</sub> ≤ 5.25V, R<sub>1</sub> = 300Ω, R<sub>2</sub> = 390Ω


| SYMBOL          | PARAMETER                      | FROM      | TO         | TEST<br>CONDITION     | LIMITS   |     |     |          |     |     | UNIT |
|-----------------|--------------------------------|-----------|------------|-----------------------|----------|-----|-----|----------|-----|-----|------|
|                 |                                |           |            |                       | PLUS173B |     |     | PLUS173D |     |     |      |
|                 |                                |           |            |                       | MIN      | TYP | MAX | MIN      | TYP | MAX |      |
| t <sub>PD</sub> | Propagation Delay <sup>2</sup> | Input +/- | Output +/- | C <sub>L</sub> = 30pF |          | 11  | 15  |          | 10  | 12  | ns   |
| t <sub>OE</sub> | Output Enable <sup>1</sup>     | Input +/- | Output –   | C <sub>L</sub> = 30pF |          | 11  | 15  |          | 10  | 12  | ns   |
| t <sub>OD</sub> | Output Disable <sup>1</sup>    | Input +/- | Output +   | C <sub>L</sub> = 5pF  |          | 11  | 15  |          | 10  | 12  | ns   |

- NOTES:**
- For 3-State outputs; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OH</sub> – 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.
  - All propagation delays are measured and specified under worst case conditions.

VOLTAGE WAVEFORM




TEST LOAD CIRCUIT



TIMING DEFINITIONS

| SYMBOL          | PARAMETER   |
|-----------------|---|
| t <sub>PD</sub> | Propagation delay between input and output.                                 |
| t <sub>OD</sub> | Delay between input change and when output is off (Hi-Z or High).           |
| t <sub>OE</sub> | Delay between input change and when output reflects specified output level. |

TIMING DIAGRAM



Programmable logic arrays

(22 × 42 × 10)

PLUS173B/D

LOGIC PROGRAMMING

The PLUS173 series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABEL™ and CUPL™ design software packages also support the PLUS173 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.


PLUS173 logic designs can also be generated using the program table entry format, which is detailed on the following page. This program table entry format is supported by SNAP only.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (*Development Software*) and Section 10 (*Third-Party Programmer/Software Support*) of this data handbook for additional information.

OUTPUT POLARITY – (B)




| ACTIVE LEVEL                         | CODE |
|--------------------------------------|------|
| HIGH <sup>1</sup><br>(NON-INVERTING) | H    |




| ACTIVE LEVEL       | CODE |
|--------------------|------|
| LOW<br>(INVERTING) | L    |


AND ARRAY – (I, B)




| STATE                    | CODE |
|--------------------------|------|
| INACTIVE <sup>1, 2</sup> | O    |



| STATE | CODE |
|-------|------|
| I, B  | H    |




| STATE    | CODE |
|----------|------|
| I-bar, B | L    |




| STATE      | CODE |
|------------|------|
| DON'T CARE | -    |

OR ARRAY – (B)



| P <sub>n</sub> STATUS | CODE |
|-----------------------|------|
| ACTIVE <sup>1</sup>   | A    |



| P <sub>n</sub> STATUS | CODE |
|-----------------------|------|
| INACTIVE              | •    |

NOTES:

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P<sub>n</sub>, D<sub>n</sub>.
2. Any gate P<sub>n</sub>, D<sub>n</sub> will be unconditionally inhibited if both the true and complement of any input (I, B) are left intact.

VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.
2. All P<sub>n</sub> terms are disabled.
3. All P<sub>n</sub> terms are active on all outputs.

ABEL is a trademark of Data I/O Corp.  
CUPL is a trademark of Logical Devices, Inc.

Programmable logic arrays  
(22 × 42 × 10)

PLUS173B/D

PROGRAM TABLE

CUSTOMER NAME

PHILIPS DEVICE #

PROGRAM TABLE #

REV

DATE

NOTES

1. The PLA is shipped with all links intact. Thus a background of entries corresponding to states of virgin links exists in the table.  
(Shown BLANK for clarity.)

2. Unused I and B bits in the AND array must be programmed Don't Care (—).

3. Unused product terms can be left blank.

OR

ACTIVE

INACTIVE

A

B(0)

CONTROL

(POL)

H

L

HIGH

LOW

AND

INACTIVE

0

H

L

—

I, B

I, B

—

DON'T CARE

| T<br>E<br>R<br>M | AND |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    | POLARITY |    |    |    |    |    |    |    |    |    |
|------------------|-----|----|----|---|---|---|---|---|---|---|---|------|----|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|----|----|----|----|
|                  | I   |    |    |   |   |   |   |   |   |   |   | B(I) |    |    |    |    |    |    |    |    |    |    | OR       |    |    |    |    |    |    |    |    |    |
|                  |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    | B(0)     |    |    |    |    |    |    |    |    |    |
|                  | 11  | 10 | 9  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0    | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  | 9        | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| 0                |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 1                |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 2                |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 3                |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 4                |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 5                |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 6                |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 7                |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 8                |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 9                |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 10               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 11               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 12               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 13               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 14               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 15               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 16               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 17               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 18               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 19               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 20               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 21               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 22               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 23               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 24               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 25               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 26               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 27               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 28               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 29               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 30               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| 31               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| D9               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| D8               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| D7               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| D6               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| D5               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| D4               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| D3               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| D2               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| D1               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| D0               |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |
| PIN              | 13  | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1    | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 23       | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 |
| VARIABLE NAME    |     |    |    |   |   |   |   |   |   |   |   |      |    |    |    |    |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |    |

Programmable logic arrays  
(22 × 42 × 10)

PLUS173B/D

SNAP RESOURCE SUMMARY DESIGNATIONS

