

# **PIC16HV540**

# Enhanced PIC16C54 EPROM-Based 8-Bit CMOS Microcontroller With On-Chip Voltage Regulator

#### **High-Performance RISC CPU:**


Device	Pins	I/O	EPROM	RAM	
PIC16HV540	18	12	512	25	

- · Only 33 single word instructions to learn
- All instructions are single cycle (200 ns) except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 12-bit wide instructions
- · 8-bit wide data path
- · Seven special function hardware registers
- ★ Four-level deep hardware stack
  - Direct, indirect and relative addressing modes for data and instructions

#### **Peripheral Features:**

- 8-bit real time clock/counter (TMR0) with 8-bit programmable prescaler
- · Power-On Reset (POR)
- ★ Brown-Out Protection
  - Device Reset Timer (DRT) with short RC-oscillator start up time
- Programmable Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
  - · Sleep Timer
- ★ 8 High Voltage I/O
- ★ 4 Regulated I/O
- ★ Wake up from SLEEP on pin change
  - · Programmable code-protection
  - · Power saving SLEEP mode
  - · Selectable oscillator options:
    - RC: Low-cost RC oscillator
    - XT: Standard crystal/resonator
    - HS: High speed crystal/resonator
    - LP: Power saving, low frequency crystal
- st Glitch filtering on  $\overline{\text{MCLR}}$  and pin change inputs

#### **Pin Configurations**



#### **CMOS Technology:**

- ★ Selectable on-chip 3V/5V Regulator
  - Low-power, high-speed CMOS EPROM technology
  - · Fully static design
  - · Wide-operating voltage range:
    - 3.5V to 15V
  - · Temperature range:
    - Commercial: 0°C to 70°C
    - Industrial: -40°C to 85°C
  - · Low-power consumption
    - < 2 mA typical @ 5V, 4 MHz
    - 15 μA typical @ 3V, 32 kHz
    - <  $4.5 \,\mu\text{A}$  typical standby current @ 15V (with WDT disabled). 0°C to 70°C

★ = Enhanced Features

#### 1.0 GENERAL DESCRIPTION

The PIC16HV540 from Microchip Technology is a low-cost, high-performance, 8-bit, fully-static. EPROM-based CMOS microcontroller. It is pin and software compatible with the PIC16C5X family of devices. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle except for program branches which take two cycles. The PIC16HV540 delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly orthogonal resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy-to-use and easy-to-remember instruction set reduces development time significantly.

The PIC16HV540 is the first One-Time-Programmable (OTP) microcontroller with an on-chip 3 Volt and 5 Volt regulator. This eliminates the need for an external regulator in many applications powered from 9 Volt or 12 Volt batteries or unregulated 6 Volt, 9 Volt or 12 Volt mains adapters. The PIC16HV540 is ideally suited for applications that require very low standby current at high voltages. These typically require expensive low current regulators.

The PIC16HV540 is equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including the power-saving LP (Low Power) oscillator, cost saving RC oscillator, and XT and HS for crystal oscillators. Power saving SLEEP mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The UV erasable CERDIP packaged versions are ideal for code development, while the cost-effective OTP versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers while benefiting from the OTP's flexibility.

The PIC16HV540 will in future be supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, fuzzy logic support tools, a low-cost development programmer, and a full featured programmer. All the tools are supported on IBM® PC and compatible machines. Functions that correspond to the PIC16C54 (such as assembly and programming) can utilize existing tools.

#### 1.1 Applications

The PIC16HV540 fits perfectly in low-power battery applications such as CO and smoke detection, toys, games, security systems and automobile modules. The EPROM technology makes customizing of application programs (transmitter codes, receiver frequencies, etc.) extremely fast and convenient. The small footprint package, for through hole or surface mounting, make this microcontroller perfect for applications with space limitations. Low-cost, low-power, high-performance, ease of use and I/O flexibility make the PIC16HV540 very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic in larger systems, coprocessor applications).

#### 1.2 Enhanced Features

## 1.2.1 REGULATED I/O PORTA INDEPENDENT OF CORE REGULATOR

PORTA I/O pads and OSC2 output are powered by the regulated internal voltage VIo. A maximum of 10mA per output is allowed, or a total of 40mA. The core itself is powered from the independently regulated supply VREG

#### 1.2.2 HIGH VOLTAGE I/O PORTB

All eight PORTB I/Os are high voltage I/O. The inputs will tolerate input voltages as high as the VDD and outputs will swing from Vss to the VDD. The input threshold voltages vary with supply voltage. (See DC characteristics.)

#### 1.2.3 WAKE UP ON PIN CHANGE ON PORTB [0:3]

Four of the PORTB inputs latch the status of the pin at the onset of sleep mode. A level change on the inputs resets the device, implementing wake up on pin change (via warm reset). The PC bit in the status register is reset to indicate that a pin change caused the reset condition. Any pin change (glitch insensitive) of the opposite level of the initial value wakes up the device. This option can be enabled/disabled in OPTION2 register. (See OPTION2 register, Figure 4-3.)

## 1.2.4 WAKE UP ON PIN CHANGE WITH A SLOWLY-RISING VOLTAGE ON PORTB [7]

PORTB [7] also implements wake up from sleep, however this input is specifically adapted so that a slowly **rising** voltage does not cause excessive power consumption. This input can be used with external RC circuits for long sleep periods without using the internal timer and prescaler. This option is also enabled/disabled in OPTION2 register. (The enable/disable bit is shared with the other 4 wake up inputs.) The new wake up status bit in the status register is also shared with the other four wake up inputs.

## 1.2.5 LOW-VOLTAGE (BROWN-OUT) DETECTION

A low voltage (Brown-out) detect circuit optionally resets the device at a voltage level higher than that at which Brown-out events occur. The nominal trip voltages are 3.1 Volt (for 5 Volt operation) and 2.2 Volt (for 3 Volt operation), respectively. The core remains in the reset state as long as this condition holds (as if a MCLR external reset was given). The Brown-out trip level is user selectable, with built-in interlocks. The Brown-out detector is disabled at power-up and is activated by clearing the appropriate bit (BE) in OPTION2 register.

#### 1.2.6 INCREASED STACK DEPTH

The stack depth is 4 levels to allow modular program implementation by using functions and subroutines.

## 1.2.7 ENHANCED WATCHDOG TIMER (WDT) OPERATION

The WDT is enabled by setting FUSE 2 in the configuration word. The WDT setting is latched and the fuse disabled during SLEEP mode to reduce current consumption.

If the WDT is disabled by FUSE 2, it can be enabled/disabled under program control using bit 4 in OPTION2 (SWE). The software WDT control is disabled at power-up.

The current consumption of the on-chip oscillator (used for the watchdog, oscillator startup timer and sleep timer) is less than 1µA (typical) at 3 Volt operation.

## 1.2.8 REDUCED EXTERNAL RC OSCILLATOR STARTUP TIME

If the RC oscillator option is selected in the Configuration word (FOSC1=1 and FOSC0=1) the oscillator startup time is 1.0 ms nominal instead of 18 ms nominal. This is applicable after power-up (POR), either WDT interrupt or wake-up, external reset on MCLR, WPC (wake on pin change) and Brown-out.

## 1.2.9 LOW-VOLTAGE OPERATION OF THE ENTIRE CPU DURING SLEEP

The voltage regulator can automatically lower the voltage to the core from 5 Volt to 3 Volt during sleep, resulting in reduced current consumption. This is an option bit in OPTION2 register.

## 1.2.10 GLITCH FILTERS ON WAKEUP PINS AND MCI R

Glitch sensitive inputs for wakeup on pin change are filtered to reduce susceptibility to interference. A similar filter reduces false reset on  $\overline{\text{MCLR}}$ .

### 1.2.11 PROGRAMMABLE CLOCK GENERATOR

When used in RC mode the CLKOUT pin can be used as a programmable clock output. The output is connected to TMR0, bit 0 and by setting the prescaler, clock out frequencies of CLKIN/8 to CLKIN/1024 can be generated. The CLKOUT pin can also be used as a general purpose output by modifying to TMR0, bit 0.

TABLE 1-1: PIC16HV540 DEVICE

		PIC16HV540
Clock	Maximum Frequency (MHz)	20
Memory	EPROM Program Memory	512
	RAM Data Memory (bytes)	25
Peripherals	Timer Module(s)	TMR0
Packages	I/O Pins	12
	Voltage Range (Volts)	3.5V-15V
	Number of Instructions	33
	Packages	18-pin DIP SOIC 20-pin SSOP

All PICmicro® devices have Power-on Reset, selectable WDT, selectable code protect and high I/O current capability.

## 2.0 PIC16HV540 DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. When placing orders, please use the PIC16HV540 Product Identification System at the back of this data sheet to specify the correct part number.

#### 2.1 UV Erasable Devices

The UV erasable versions, offered in CERDIP packages, are optimal for prototype development and pilot programs.

UV erasable devices can be programmed for any of the four oscillator configurations. Microchip's PICSTART® and PRO MATE® programmers both support programming of the PIC16HV540. Third party programmers also are available; refer to Literature Number DS00104 for a list of sources.

#### 2.2 <u>One-Time-Programmable (OTP)</u> Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

## 2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

### 2.4 <u>Serialized</u> <u>Quick-Turnaround-Production</u> (SQTP) Devices


Microchip offers the unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

#### 3.0 ARCHITECTURAL OVERVIEW

This section provides information on the architecture of the PIC16HV540. For information on operation of the peripherals, electrical specifications, etc., please refer to the PIC16C5X data sheet (DS30453).

FIGURE 3-1: PIC16HV540 BLOCK DIAGRAM



**PINOUT DESCRIPTION - PIC16HV540 TABLE 3-1:** 

Name	DIP, SOIC No.	SSOP No.	I/O/P Type	Input Levels	Description			
RA0	17	19	I/O	TTL	Independently regulated Bi-directional I/O port — Vio			
RA1	18	20	I/O	TTL				
RA2	1	1	I/O	TTL				
RA3	2	2	I/O	TTL				
RB0	6	7	I/O	TTL	High-voltage Bi-directional I/O port.	Wake up on		
RB1	7	8	I/O	TTL	Sourced from VDD.	pin change.		
RB2	8	9	I/O	TTL				
RB3	9	10	I/O	TTL				
RB4	10	11	I/O	TTL				
RB5	11	12	I/O	TTL				
RB6	12	13	I/O	TTL				
RB7	13	14	I/O	TTL		Wake up on SLOW		
						rising pin change.		
T0CKI	3	3	I	ST	Clock input to Timer 0. Must be tied to	Vss or VDD, if not in		
					use, to reduce current consumption.			
MCLR/VPP	4	4	I	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device. Voltage on the MCLR/VPP pin must not exceed VDD to avoid unintended entering of programming mode.			
OSC1/CLKIN	16	18	ı	ST	Oscillator crystal input/external clock s	source input.		
OSC2/CLKOUT	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.			
VDD	14	15,16	Р		Positive supply.			
Vss	5	5,6	Р	_	Ground reference.			

Legend: I = input, O = output, I/O = input/output,

P = power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input

#### 4.0 MEMORY ORGANIZATION

FIGURE 4-1: PIC16HV540 PROGRAM MEMORY MAP AND STACK




FIGURE 4-2: PIC16HV540 REGISTER FILE MAP




TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
N/A	TRIS	I/O conti	ol registe	rs (TRIS/	A, TRISB)					1111 1111	1111 1111
N/A	OPTION	Contains	control b	oits to cor	figure Tir	ner0 and	Timer0/W	DT preso	aler	11 1111	11 1111
N/A	OPTION2	1	Contains control bits to configure pin changes, software enabled WDT, regulation and brown-out								xx11 1111
00h	INDF	Uses co	Uses contents of FSR to address data memory (not a physical register)								uuuu uuuu
01h	TMR0	8-bit rea	l-time clo	ck/counte	r					xxxx xxxx	uuuu uuuu
02h <sup>(1)</sup>	PCL	Low ord	er 8 bits c	of PC						1111 1111	1111 1111
03h	STATUS	PCF	PA1	PA0	TO	PD	Z	DC	С	1001 1xxx	100q quuu
04h	FSR	Indirect data memory address pointer							1xxx xxxx	1uuu uuuu	
05h	PORTA	_	_	_	_	RA3	RA2	RA1	RA0	xxxx	uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu

Legend: Shaded boxes = unimplemented or unused, - = unimplemented, read as '0' (if applicable)

x = unknown, u = unchanged, q = value depends on condition.

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.5 of the PIC16C5X data sheet (DS30453) for an explanation of how to access these bits.

<sup>2:</sup> File address 07h is a general purpose register on the PIC16HV540.

<sup>3:</sup> PCF This bit is set to 1 after power up-reset (POR) or sleep command.

<sup>4:</sup> PCF This bit is set to 0 after a wake up on pin change event.

## Figure 4-3: OPTION2 REGISTER (TRIS 07h)

**BL**: Brown-out voltage level select bit 1 = **RL** bit setting, but **SL** during sleep

0 = 3 Volt

**BE**: Brown-out enabled 1 = Disabled 0 = Enabled

bit 0:

U-0	U-0	W-1	W-1	W-1	W-1	W-1	W-1	
-	-	WPC	SWE	RL	SL	BL	BE	W = Writable bit
bit7	6	5	4	3	2	1	0	U = Unimplemented bit
bit 7-6:	Unimpler	mented.						-n = Value at POR reset
bit 5:	WPC: Wa 1 = Disab 0 = Enabl	led	oin change	•				
bit 4:	SWE: Software WDT enable  1 = Disabled  0 = Enabled							
bit 3:	<b>RL</b> : Regu 1 = 5 Volt 0 = 3 Volt		ge level s	elect bit				
bit 2:	<b>SL</b> : Sleep 1 = <b>RL</b> bit 0 = 3 Volt	setting	evel select	bit				

#### 5.0 INSTRUCTION SET SUMMARY

Each PIC16HV540 instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16HV540 instruction set summary in Table 5-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 5-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 5-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the specified register file location
[]	Options
( )	Contents
$\rightarrow$	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu s$ . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu s$ .

Figure 5-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

## FIGURE 5-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 5-2: INSTRUCTION SET SUMMARY

Mnemo	nic			12-	12-Bit Opcode		Status	
Opera		Description	Cycles	MSb		LSb	Affected	Notes
ADDWF	f,d	Add W and f	1	0001	11df	ffff	C,DC,Z	1,2,4
ANDWF	f,d	AND W with f	1	0001	01df	ffff	Z	2,4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	_	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2,4
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0010	11df	ffff	None	2,4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2,4
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0011	11df	ffff	None	2,4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2,4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2,4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1,4
NOP	_	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2,4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1,2,4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2,4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2,4
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS	•					
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2,4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2,4
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	0111	bbbf	ffff	None	
LITERAL A	AND CO	NTROL OPERATIONS		•				
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	k	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	k	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP	_	Go into standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	

- Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. (See individual device data sheets, Memory Section/Indirect Data Addressing, INDF and FSR Registers)
  - 2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
  - 3: The instruction TRIS f, where f = 5 or 6 causes the contents of the W register to be written to the tristate latches of PORTA or B respectively. A '1' forces the pin to a hi-impedance state and disables the output buffers.
  - 4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

© 1998 Microchip Technology Inc. Preliminary DS40197A-page 9

## **PIC16HV540**

ADDWF	Add W and f					
Syntax:	[ label ] ADDWF f,d					
Operands:	$0 \le f \le 31$					
	$d \in [0,1]$					
Operation:	$(W) + (f) \to (dest)$					
Status Affected:	C, DC, Z					
Encoding:	0001 11df ffff					
Description:	Add the contents of the W register and register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example:	ADDWF FSR, 0					
Before Instru W = FSR =	0x17					
After Instruct W = FSR =	ion 0xD9 0xC2					

ANDWF	AND W with f
Syntax:	[ label ] ANDWF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	(W) .AND. (f) $\rightarrow$ (dest)
Status Affected:	Z
Encoding:	0001 01df ffff
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	ANDWF FSR, 1
Before Instru W = FSR = After Instruct W = FSR =	0x17 0xC2

ANDLW	And literal with W						
Syntax:	[ label ] i	[ label ] ANDLW k					
Operands:	$0 \le k \le 2$	55					
Operation:	(W).AND	$(k) \rightarrow (V$	V)				
Status Affected:	Z						
Encoding:	1110	kkkk	kkkk				
Description: The contents of the W AND'ed with the eight- result is placed in the W				I 'k'. The			
Words:	1						
Cycles:	1						
Example:	ANDLW	0x5F					
Before Instruction W = 0xA3							
After Instruction W = 0x03							

BCF	Bit Clear	f					
Syntax:	[ label ] I	BCF f,b	)				
Operands:	$0 \le f \le 31$ $0 \le b \le 7$						
Operation:	$0 \rightarrow (f < b >)$						
Status Affected:	None						
Encoding:	0100	bbbf	ffff				
Description:	Bit 'b' in re	gister 'f' is	cleared.				
Words:	1						
Cycles:	1						
Example:	BCF	FLAG_REG	g, 7				
Before Instruction FLAG_REG = 0xC7							
After Instruction FLAG_REG = 0x47							

Bit Test f, Skip if Set

BSF	Bit Set f					
Syntax:	[ label ]	BSF f,b				
Operands:	$0 \le f \le 31$ $0 \le b \le 7$	$0 \le f \le 31$ $0 \le b \le 7$				
Operation:	$1 \rightarrow (f < b)$	>)				
Status Affected:	None					
Encoding:	0101	bbbf	ffff			
Description:	Bit 'b' in re	gister 'f' is	set.	•		
Words:	1					
Cycles:	1					
Example:	BSF	FLAG_REG	₃, 7			
Before Instruction FLAG_REG = 0x0A						
After Instruction FLAG_REG = 0x8A						

Bit Test f, Skip if Clear

**BTFSC** 

Syntax:	[ label ]	BTFSC	f,b	
Operands:	· - · - ·	$0 \le f \le 31$ $0 \le b \le 7$		
Operation:	skip if (f<	(b>) = 0		
Status Affected:	None			
Encoding:	0110	bbbf	ffff	
Description:	If bit 'b' in register 'f' is 0 then the next instruction is skipped.			
	fetched do	0 then the uring the cris discarde instead, man, and the critical instead, and the critical instead, and the critical instead, and the critical instead instead instead in the critical instead inste	urrent instr ed, and an	ruction NOP is
Words:	1			
Cycles:	1(2)			
Example:	HERE FALSE TRUE	BTFSC GOTO	FLAG,1 PROCESS	_CODE
		•		
		•		
Before Instru PC	iction =	address	(HERE)	
After Instructif FLAG< PC if FLAG< FC PC	1> = =	0, address ( 1, address()	.,	

B1F99	Bit lest i, Skip if Set		
Syntax:	[label] BTFSS f,b		
Operands:	$0 \le f \le 31$ $0 \le b < 7$		
Operation:	skip if $(f < b >) = 1$		
Status Affected:	None		
Encoding:	0111 bbbf ffff		
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped.  If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and an NOP is executed instead, making this a 2 cycle instruction.		
Words:	1		
Cycles:	1(2)		
Example:	HERE BTFSS FLAG,1 FALSE GOTO PROCESS_CODE TRUE •		
Before Instru PC After Instruct If FLAG< PC if FLAG< PC	= address (HERE) tion 1> = 0, = address (FALSE);		

**BTFSS** 

## **PIC16HV540**

CALL	Subroutine Call		
Syntax:	[label] CALL k		
Operands:	$0 \leq k \leq 255$		
Operation:	$ \begin{array}{l} (PC) + 1 \rightarrow Top \ of \ Stack; \\ k \rightarrow PC < 7:0>; \\ (STATUS < 6:5>) \rightarrow PC < 10:9>; \\ 0 \rightarrow PC < 8> \end{array} $		
Status Affected:	None		
Encoding:	1001 kkkk kkkk		
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The eight bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STA-TUS<6:5>, PC<8> is cleared. CALL is a two cycle instruction.		
Words:	1		
Cycles:	2		
Example:	HERE CALL THERE		
Before Instru PC =	address (HERE)		
After Instruct PC = TOS =			

CLRF	Clear f			
Syntax:	[ label ]	CLRF f		
Operands:	$0 \le f \le 31$			
Operation:	$\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z			
Encoding:	0000	011f	ffff	
Description:	The conte	nts of regis	ster 'f' are	cleared
Words:	1			
Cycles:	1			
Example:	CLRF	FLAG_REC	3	
Before Instru FLAG_R		0x5A		
After Instruc FLAG_R Z		0x00 1		

CLRW	Clear W			
Syntax:	[ label ]	CLRW		
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z			
Encoding:	0000	0100	0000	
Description:	The W reg	ister is cle	ared. Zero	bit (Z)
Words:	1			
Cycles:	1			
Example:	CLRW			
Before Instru	ıction			
W =	0x5A			
After Instruct	tion			
W =	0x00			
Z =	1			

CLRWDT	Clear Watchdog Timer		
Syntax:	[ label ] CLRWDT		
Operands:	None		
Operation:	$\begin{array}{l} \mbox{00h} \rightarrow \mbox{WDT}; \\ \mbox{0} \rightarrow \mbox{WDT prescaler (if assigned);} \\ \mbox{1} \rightarrow \mbox{TO;} \\ \mbox{1} \rightarrow \mbox{PD} \end{array}$		
Status Affected:	TO, PD		
Encoding:	0000 0000 0100		
Description:	The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set.		
Words:	1		
Cycles:	1		
Example:	CLRWDT		
Before Instru WDT co			
After Instructure WDT consummer WDT presented TO PD	unter = 0x00		

COMF	Complement f		
Syntax:	[ label ] COMF f,d		
Operands:	$0 \le f \le 31$ $d \in [0,1]$		
Operation:	$(\bar{f})  o (dest)$		
Status Affected:	Z		
Encoding:	0010 01df ffff		
Description:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.		
Words:	1		
Cycles:	1		
Example:	COMF REG1,0		
Before Instru REG1	uction = 0x13		
After Instruc REG1 W	tion = 0x13 = 0xEC		

DECF	Decrement f
Syntax:	[ label ] DECF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	$(f)-1 \rightarrow (dest)$
Status Affected:	Z
Encoding:	0000 11df ffff
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	DECF CNT, 1
Before Instru CNT Z	uction = 0x01 = 0
After Instruc CNT Z	tion = 0x00 = 1

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	(f) $-1 \rightarrow d$ ; skip if result = 0
Status Affected:	None
Encoding:	0010 11df ffff
Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.  If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead making it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE DECFSZ CNT, 1 GOTO LOOP  CONTINUE • •
Before Instru	ection
PC	= address (HERE)
After Instruct CNT if CNT PC if CNT PC	tion = CNT - 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE+1)
GOTO	Unconditional Branch
Syntax:	[ label ] GOTO k

GOTO	Uncondi	itional Br	anch	
Syntax:	[ label ]	GOTO	k	
Operands:	$0 \le k \le 5$	11		
Operation:	$k \rightarrow PC<8:0>$ ; STATUS<6:5> $\rightarrow PC<10:9>$			
Status Affected:	None			
Encoding:	101k kkkk kkkk			
Description:	9-bit imme bits <8:0> loaded fro	n uncondit ediate value . The uppe om STATUS instruction	e is loaded or bits of Po S<6:5>. GO	I into PC C are
Words:	1			
Cycles:	2			
Example:	GOTO THI	ERE		

After Ins	truc	ction	
PC	=	address	(THERE

INCF	Increment f
Syntax:	[ label ] INCF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	(f) + 1 $\rightarrow$ (dest)
Status Affected:	Z
Encoding:	0010 10df ffff
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	INCF CNT, 1
Before Instru CNT Z	uction = 0xFF = 0
After Instruc CNT Z	tion = 0x00 = 1

INCFSZ	Increment f, Skip if 0
Syntax:	[ label ] INCFSZ f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	(f) + 1 $\rightarrow$ (dest), skip if result = 0
Status Affected:	None
Encoding:	0011 11df ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.  If the result is 0, then the next instruction, which is already fetched, is discarded and an NOP is executed instead making it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •
Before Instruction	
PC	= address (HERE)
After Instruc CNT if CNT PC	tion = CNT + 1; = 0, = address (CONTINUE);

address (HERE +1)

IORLW	Inclusive OR literal with W
Syntax:	[ label ] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. (k) $\rightarrow$ (W)
Status Affected:	Z
Encoding:	1101 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	IORLW 0x35
Before Instru W =	0x9A
After Instruc W = Z =	tion 0xBF 0

IORWF	Inclusive OR W with f
Syntax:	[ label ] IORWF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	(W).OR. (f) $\rightarrow$ (dest)
Status Affected:	Z
Encoding:	0001 00df ffff
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	IORWF RESULT, 0
Before Instru RESULT W	
After Instructi RESULT W Z	•

if CNT ≠ PC =

MOVF	Move f
Syntax:	[ label ] MOVF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	$(f) \to (dest)$
Status Affected:	Z
Encoding:	0010 00df ffff
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
After Instruc W =	tion value in FSR register

MOVLW	Move Lite	eral to W	'	
Syntax:	[ label ]	MOVLW	k	
Operands:	$0 \le k \le 25$	55		
Operation:	$k \to (W)$			
Status Affected:	None			
Encoding:	1100	kkkk	kkkk	
Description:	The eight by register.			
Words:	1			
Cycles:	1			
Example:	MOVLW	0x5A		
After Instruct W =	ion 0x5A			

MOVWF	Move W to f
Syntax:	[ label ] MOVWF f
Operands:	$0 \le f \le 31$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Encoding:	0000 001f ffff
Description:	Move data from the W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF TEMP_REG
Before Instru TEMP_R W	
After Instruc TEMP_R W	

NOP	No Oper	ation	
Syntax:	[ label ]	NOP	
Operands:	None		
Operation:	No opera	ation	
Status Affected:	None		
Encoding:	0000	0000	0000
Description:	No opera	ation.	
Words:	1		
Cycles:	1		
Example:	NOP		

OPTION	Load OPTION Register	RLF	Rotate Left f through Carry
Syntax:	[ label ] OPTION	Syntax:	[ label ] RLF f,d
Operands:	None	Operands:	$0 \le f \le 31$
Operation:	$(W) \rightarrow OPTION$	•	$d \in [0,1]$
Status Affected:	None	Operation:	See description below
Encoding:	0000 0000 0010	Status Affected:	С
Description:	The content of the W register is loaded	Encoding:	0011 01df ffff
	into the OPTION register.	Description:	The contents of register 'f' are rotated
Words:	1	·	one bit to the left through the Carry
Cycles:	1		Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored
Example	OPTION		back in register 'f'.
Before Instru W	uction = 0x07		C register 'f'
After Instruc	tion	M/a mala s	
OPTION = 0x07		Words:	1
		Cycles:	1
DETIM	Return with Literal in W	Example:	RLF REG1,0
RETLW		Before Instru	
Syntax:	[label] RETLW k	REG1 C	= 1110 0110 = 0
Operands:	0 ≤ k ≤ 255	_	
Operation:	$k \rightarrow (W);$	After Instruc REG1	= 1110 0110
	$TOS \to PC$	W	= 1100 1100
Status Affected:	None	С	= 1
Encoding:	1000 kkkk kkkk		
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is	RRF	Rotate Right f through Carry
	loaded from the top of the stack (the	Syntax:	[label] RRF f,d
	return address). This is a two cycle instruction.	Operands:	$0 \le f \le 31$ d $\in [0,1]$
Words:	1	Operation:	See description below
Cycles:	2	Status Affected:	С

Cycles: 2

Example: CALL TABLE ;W contains ;table offset ;value.

. ;W now has table ;value.

. TABLE ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;

. RETLW kn ; End of table

Before Instruction W = 0x07After Instruction

W = value of k8

```
Status Affected: C
Encoding:
                    0011
                              00df
                                        ffff
                   The contents of register 'f' are rotated
Description:
                   one bit to the right through the Carry
                   Flag. If 'd' is 0 the result is placed in the
                   W register. If 'd' is 1 the result is placed
                   back in register 'f'.
                                   register 'f'
Words:
Cycles:
                   1
Example:
                   RRF
                             REG1,0
    Before Instruction
         REG1
                       1110 0110
    After Instruction
         REG1 =
                       1110 0110
         W
                       0111 0011
```

0

С

SLEEP	Enter SLEI	EP Mode		
Syntax:	[label] SL	.EEP		
Operands:	None			
Operation:	$\begin{array}{c} 00h \rightarrow WD^{*} \\ 0 \rightarrow WDT \ p \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$	,		
Status Affected:	$\overline{TO}$ , $\overline{PD}$			
Encoding:	0000	000 00	11	
Description:	Time-out sta power down The WDT an	status bit (P	D) is clear	
	The processor with the oscil tion on SLEE	lator stoppe	d. See see	
Words:	1			
Cycles:	1			
Example:	SLEEP			

SUBWF	Subtract W from f
Syntax:	[label] SUBWF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	$(f)-(W)\to (dest)$
Status Affected:	C, DC, Z
Encoding:	0000 10df ffff
Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example 1:	SUBWF REG1, 1
Before Instru REG1 W C After Instruct REG1	= 3 = 2 = ? tion = 1
W C	= 2 = 1 ; result is positive
Example 2:	,
Before Instru REG1 W C	action = 2 = 2 = ?
After Instruct REG1 W C	tion = 0 = 2 = 1 ; result is zero
Example 3:	
Before Instru REG1 W C	= 1 = 2 = ?
After Instruc REG1 W C	ction = FF = 2 = 0 ; result is negative

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	
Status Affected:	None
Encoding:	0011 10df ffff
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.
Words:	1
Cycles:	1
Example	SWAPF REG1, 0
Before Instru REG1	uction = 0xA5
After Instruc REG1 W	tion = 0xA5 = 0x5A

TRIS	Load TRIS Register
Syntax:	[label] TRIS f
Operands:	f = 5, 6 or 7
Operation:	(W) $\rightarrow$ TRIS register f
Status Affected:	None
Encoding:	0000 0000 Offf
Description:	TRIS register 'f' (f = 5, 6, or 7) is loaded with the contents of the W register
Words:	1
Cycles:	1
Example	TRIS PORTA
Before Instru	uction
W	= 0XA5
After Instruc TRISA	tion = 0XA5

XORLW	Exclusive OR literal with W						
Syntax:	[label]	XORLW	k				
Operands:	$0 \le k \le 2$	55					
Operation:	(W) .XOI	$R. k \rightarrow (W$	<b>'</b> )				
Status Affected: Z							
Encoding:	1111	kkkk	kkkk				
Description: The contents of the W register are XOR'ed with the eight bit literal 'k'. T result is placed in the W register.							
Words:	1						
Cycles:	1						
Example:	XORLW	0xAF					
Before Instru W =	ction 0xB5						
After Instruct W =	ion 0x1A						

XORWF	Exclusive OR W v	vith f						
Syntax:	[label] XORWF	f,d						
Operands:	$0 \le f \le 31$ $d \in [0,1]$							
Operation:	(W) .XOR. (f) $\rightarrow$ (de	est)						
Status Affected:								
Encoding:	0001 10df	ffff						
Description:	Exclusive OR the cor register with register result is stored in the 1 the result is stored	'f'. If 'd' is 0 the W register. If 'd' is						
Words:	1							
Cycles:	1							
Example	XORWF REG,1							
Before Instru REG W	ction = 0xAF = 0xB5							
After Instruct REG W	ion = 0x1A = 0xB5							

© 1998 Microchip Technology Inc.

## 6.0 PIC16HV540 DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16HV540 Product Identification System at the back of this data sheet to specify the correct part number.

For the PIC16HV540 family of devices, there is one device type, as indicated in the device number:

 HV, as in PIC16HV540A. Refer to PIC16C5X data sheet (DS30453A) for an explanation of how to access these bits. These devices have EPROM program memory and operate over the standard voltage range of 3.5 to 13 volts.

#### 6.1 UV Erasable Devices

The UV erasable versions, offered in CERDIP packages, are optimal for prototype development and pilot programs

UV erasable devices can be programmed for any of the four oscillator configurations. Microchip's PICSTART® and PRO MATE® programmers both support programming of the PIC16HV540. Third party programmers also are available; refer to the Third Party Guide for a list of sources.

#### 6.2 <u>One-Time-Programmable (OTP)</u> Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

## 6.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

### 6.4 <u>Serialized</u> <u>Quick-Turnaround-Production</u> (SQTP<sup>SM</sup>) Devices

Microchip offers the unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

## **PIC16HV540**

### 7.0 ELECTRICAL CHARACTERISTICS - PIC16HV540

### Absolute Maximum Ratings<sup>†</sup>

Ambient temperature under bias	20°C to +85°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +16V
Voltage on MCLR with respect to Vss(2)	0 to +14V
Voltage on all other pins with respect to Vss	
Total power dissipation <sup>(1)</sup>	800 mW
Max. current out of Vss pin	
Max. current into VDD pin	100 mA
Max. current into an input pin (T0CKI only)	
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (V0 < 0 or V0 > VDD)	±20 mA
Max. output current sunk by any I/O pin	25 mA
Max. output current sourced by any I/O pin	
Max. output current sourced by a single I/O port (PORTA or B)	
Max. output current sunk by a single I/O port (PORTA or B)	50 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD -	$\Sigma$ IOH} + $\Sigma$ {(VDD-VOH) x IOH} + $\Sigma$ (VOL x IOL)
Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents	greater than 80mA, may cause latch-up. Thus,

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss

<sup>†</sup> NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 7.1 DC Characteristics: PIC16HV540-04, 20 (Commercial) PIC16HV540-04I, 20I (Industrial)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified)  Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)						
Characteristic	Sym	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
Supply Voltage HS, XT, RC and LP options	VDD	3.5		15	V			
RAM Data Retention Voltage <sup>(2)</sup>	VDR		1.5*		V	Device in SLEEP mode		
VDD start voltage to ensure Power-On Reset	VPOR		Vss		V	See section on Power-On Reset for details		
VDD rise rate to ensure Power-On Reset	SVDD	0.05 VDD			V/ms	See section on Power-On Reset for details		
Supply Current <sup>(3)</sup> HS, XT and RC <sup>(4)</sup> options LP option, Commercial	IDD		0.5 11	27	mA μA	Fosc = 4.0 MHz, VDD = 15V Fosc = 32 kHz, VDD = 15V, WDT disabled		
Power Down Current <sup>(5)(6)</sup> Commercial Industrial	IPD		4 0.25 5 0.3	12 4.0 14 5.0	μΑ μΑ μΑ μΑ	VDD = 15V, sleep timer enabled VDD = 15V, sleep timer disabled VDD = 15V, sleep timer enabled VDD = 15V, sleep timer disabled		
Brown-Out Detector Threshold	V		3.1		V	5V Core		
Brown-Out Detector Threshold	V		2.2		V	3V Core		

<sup>\*</sup> These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
  - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
    - a) The test conditions for all IDD measurements in active operation mode are:

      OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

      Vss. TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
    - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
  - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in  $k\Omega$ .
  - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
  - 6: The oscillator start-up time can be as much as 8 seconds for XT and LP oscillator selection, if the SLEEP mode is exited or during initial power-up.

## 7.2 DC Characteristics: PIC16HV540-04, 20 (Commercial) PIC16HV540-04I, 20I (Industrial)

DC Characteristics All Pins Except Power Supply Pins		Standard Ope Operating Temp	•	0°C ≤ TA	≤ <b>+7</b> 0°	cherwise specified) C (commercial) C (industrial)
Characteristic	Sym	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
Input Low Voltage I/O Ports PORTA MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 I/O Ports PORTB	VIL	Vss Vss Vss Vss Vss		0.15 VIO 0.15 VIO 0.15 VIO 0.15 VIO 0.3 VIO TBD	V V V V	Pin at hi-impedance  RC option only <sup>(4)</sup> HS, XT and LP options
Input High Voltage I/O Ports PORTA MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 I/O Ports PORTB	ViH	0.25 VIO+0.8V 0.85 VIO 0.85 VIO 0.85 VIO 0.7 VIO TBD		VIO VDD VDD VDD VIO TBD	V V V V	For all Vio <sup>(5)</sup> RC option only <sup>(4)</sup> XT and LP options  HS, XT and LP options
Hysteresis of Schmitt Trigger inputs	VHYS	0.15 Vio*			V	
Input Leakage Current <sup>(3)</sup> I/O Ports  MCLR  TOCKI OSC1	II∟	-1.0 -5.0 -3.0 -3.0	0.5 0.5 0.5 0.5	+1.0 +5.0 +3.0 +3.0	μΑ μΑ μΑ μΑ μΑ	Vss ≤ Vpin ≤ Vdd, Pin at hi-impedance Vpin = Vss +0.25√(2) Vpin = Vdd(2) Vss ≤ Vpin ≤ Vdd Vss ≤ Vpin ≤ Vdd, HS, XT and LP options
RB7			TBD			Sleep mode, WPC enabled
Output Low Voltage I/O Ports PORTA OSC2/CLKOUT	Vol			0.6 0.6	V V	VDD = 15V, VIO = 5V, IOL = 8.7 mA VDD = 15V, VIO = 5V, IOL = 5 mA VDD = 15V, VIO = 5V, IOL = 2.8 mA VDD = 15V, VIO = 5V, IOL = 1.5 mA RC option only
I/O ports PORT B				0.6	V	VDD = 15V, IOL = 8.7 mA, VIO = 5V
Output High Voltage I/O Ports <sup>(3)</sup> PORTA OSC2/CLKOUT I/O Ports PORTB	Vон	VIO-0.7 VIO-0.7 VDD-0.7		·	V	VDD = 15V, VIO = 3V, IOH = -2 mA VDD = 15V, VIO = 5V, IOH = -5.4 mA VDD = 15V, VIO = 3V, IOH = -0.5 mA VDD = 15V, VIO = 5V, IOH = -1.0 mA RC option only VDD = 15V, IOH = -8 mA, VIO = 5V
Threshold Voltage I/O Ports PORTB [7]	VLEV	TBD	VDD-1.0	TBD	V	Slowly rising input detect level

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

<sup>2:</sup> The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

<sup>3:</sup> Negative current is defined as coming out of the pin.

<sup>4:</sup> For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16HV540 be driven with external clock in RC mode.

<sup>5:</sup> The user may use the better of the two specifications.


### 7.3 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

Т			
F	Frequency	Т	Time
Lowerd	case subscripts (pp) and their meanings:	•	
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	T0CKI
io	I/O port	wdt	watchdog timer
Upperd	case letters and their meanings:	•	
S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

### FIGURE 7-1: LOAD CONDITIONS - PIC16HV540




© 1998 Microchip Technology Inc. **Preliminary** DS40197A-page 23

**AC Characteristics** 

#### 7.4 Timing Diagrams and Specifications

### FIGURE 7-2: EXTERNAL CLOCK TIMING - PIC16HV540



Standard Operating Conditions (unless otherwise specified)

TABLE 7-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16HV540

Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial), $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)									
Parameter No.	Sym	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions		
	Fosc	External CLKIN Frequency <sup>(2)</sup>	DC	_	4.0	MHz	RC osc mode		
			DC	_	20	MHz	HS osc mode		
			DC	_	4.0	MHz	XT osc mode		
			DC	_	200	kHz	LP osc mode		
		Oscillator Frequency <sup>(2)</sup>	DC	_	4.0	MHz	RC osc mode		
			0.1	_	20	MHz	HS osc mode		
			0.1	_	4.0	MHz	XT osc mode		
			5	_	200	kHz	LP osc mode		
1	Tosc	External CLKIN Period <sup>(2)</sup>	250	_	_	ns	RC osc mode		
			250	_	_	ns	HS osc mode		
			250	_	_	ns	XT osc mode		
			5.0	_	_	μs	LP osc mode		
		Oscillator Period <sup>(2)</sup>	250	_	_	ns	RC osc mode		
			250	_	10,000	ns	HS osc mode		
			250	_	10,000	ns	XT osc mode		
			5.0	_	200	μs	LP osc mode		
2	Tcy	Instruction Cycle Time <sup>(3)</sup>	_	4/Fosc	_	_			
3	TosL, TosH	Clock in (OSC1) Low or High Time	50	_	_	ns	HS osc mode		
			50*	_	-	ns	XT oscillator		

TosR, TosF

2.0\*

แร

ns

ns

25\*

25\*

50\*

LP oscillator

HS osc mode

XT oscillator

LP oscillator

Clock in (OSC1) Rise or Fall Time

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at VIO = 5V, VDD = 9V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>2:</sup> All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit "DC" (no clock) for all devices.

<sup>3:</sup> Instruction cycle period (TCY) equals four times the input oscillator time base period.




FIGURE 7-3: CLKOUT AND I/O TIMING - PIC16HV540

TABLE 7-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16HV540

AC Chara	ecified) rcial), al).	)				
Parameter No.	Sym	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units
10	TosH2ckL	OSC1↑ to CLKOUT↓ <sup>(2)</sup>	_	15	30**	ns
11	TosH2ckH	OSC1↑ to CLKOUT↑ <sup>(2)</sup>	_	15	30**	ns
12	TckR	CLKOUT rise time <sup>(2)</sup>	_	5.0	15**	ns
13	TckF	CLKOUT fall time <sup>(2)</sup>	_	5.0	15**	ns
14	TckL2ioV	CLKOUT↓ to Port out valid <sup>(2)</sup>	_	_	40**	ns
15	TioV2ckH	Port in valid before CLKOUT <sup>(2)</sup>	0.25 TCY+30*	_	_	ns
16	TckH2ioI	Port in hold after CLKOUT <sup>(2)</sup>	0*	_	_	ns
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Port out valid <sup>(3)</sup>	_	_	100*	ns
18	TosH2ioI	OSC1 <sup>↑</sup> (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	_	_	ns
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	_	_	ns
20	TioR	Port output rise time <sup>(3)</sup>	_	10	25**	ns
21	TioF	Port output fall time <sup>(3)</sup>	_	10	25**	ns

<sup>\*</sup> These parameters are characterized but not tested.

© 1998 Microchip Technology Inc. **Preliminary** DS40197A-page 25

<sup>\*\*</sup> These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at VIO = 5V, VDD = 9V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>2:</sup> Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

<sup>3:</sup> See Figure 7-1 for loading conditions.

FIGURE 7-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16HV540




TABLE 7-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16HV540

AC Characteristics Standard Operating Conditions (unless otherwise specified)  Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)							
Parameter No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	_	2	_	μs	VDD = 15V, VIO = 5V
31	Twdt	Watchdog Timer Time-out Period	9.0*	18*	40*	ms	VDD = 15V, VIO = 5V
32	TDRT	Device Reset Timer Period	9.0* 0.55*	18* 1.1*	30* 2.5	ms	VDD = 15V, VIO = 5V, RC mode
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	100*	ns	
_	Трс	Pin Change Pulse Width	_	2	_	μs	

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at VIO = 5V, VDD = 9V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 7-5: TIMER0 CLOCK TIMINGS - PIC16HV540




TABLE 7-4: TIMERO CLOCK REQUIREMENTS - PIC16HV540

AC	Chara	Standard Operating Operating Tempera	ng Conditions (unless otherwise specified) ature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)				ercial)
Parameter No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width - No Prescaler	0.5 Tcy + 20*	_	_	ns	
		- With Prescaler	10*	_	_	ns	
41	Tt0L	T0CKI Low Pulse Width - No Prescaler	0.5 Tcy + 20*	_	_	ns	
		- With Prescaler	10*	_	_	ns	
42	Tt0P	T0CKI Period	20 or <u>Tcy + 40</u> * N	_	_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 3.8V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

© 1998 Microchip Technology Inc. **Preliminary** DS40197A-page 27

## **PIC16HV540**

## 8.0 DC AND AC CHARACTERISTICS -PIC16HV540


The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively, where  $\sigma$  is standard deviation.

Not available at this time.

### 9.0 PACKAGING INFORMATION

Package Type: K04-007 18-Lead Plastic Dual In-line (P) - 300 mil



Units			INCHES*		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
PCB Row Spacing			0.300			7.62		
Number of Pins	n		18			18		
Pitch	р		0.100			2.54		
Lower Lead Width	В	0.013	0.018	0.023	0.33	0.46	0.58	
Upper Lead Width	B1 <sup>†</sup>	0.055	0.060	0.065	1.40	1.52	1.65	
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25	
Lead Thickness	С	0.005	0.010	0.015	0.13	0.25	0.38	
Top to Seating Plane	Α	0.110	0.155	0.155	2.79	3.94	3.94	
Top of Lead to Seating Plane	A1	0.075	0.095	0.115	1.91	2.41	2.92	
Base to Seating Plane	A2	0.000	0.020	0.020	0.00	0.51	0.51	
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43	
Package Length	D <sup>‡</sup>	0.890	0.895	0.900	22.61	22.73	22.86	
Molded Package Width	E‡	0.245	0.255	0.265	6.22	6.48	6.73	
Radius to Radius Width	E1	0.230	0.250	0.270	5.84	6.35	6.86	
Overall Row Spacing	eВ	0.310	0.349	0.387	7.87	8.85	9.83	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	


<sup>\*</sup> Controlling Parameter.

© 1998 Microchip Technology Inc. Preliminary DS40197A-page 29

<sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

Package Type: K04-051 18-Lead Plastic Small Outline (SO) - Wide, 300 mil




Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		18			18	
Overall Pack. Height	Α	0.093	0.099	0.104	2.36	2.50	2.64
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28
Molded Package Length	D <sup>‡</sup>	0.450	0.456	0.462	11.43	11.58	11.73
Molded Package Width	E <sup>‡</sup>	0.292	0.296	0.299	7.42	7.51	7.59
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64
Chamfer Distance	X	0.010	0.020	0.029	0.25	0.50	0.74
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	С	0.009	0.011	0.012	0.23	0.27	0.30
Lower Lead Width	B <sup>†</sup>	0.014	0.017	0.019	0.36	0.42	0.48
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

<sup>\*</sup> Controlling Parameter.

<sup>&</sup>lt;sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."


## Package Type: K04-010 18-Lead Ceramic Dual In-line with Window (JW) – 300 mil



Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		18			18	
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	В	0.016	0.019	0.021	0.41	0.47	0.53
Upper Lead Width	B1	0.050	0.055	0.060	1.27	1.40	1.52
Shoulder Radius	R	0.010	0.013	0.015	0.25	0.32	0.38
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	Α	0.175	0.183	0.190	4.45	4.64	4.83
Top of Lead to Seating Plane	A1	0.091	0.111	0.131	2.31	2.82	3.33
Base to Seating Plane	A2	0.015	0.023	0.030	0.00	0.57	0.76
Tip to Seating Plane	L	0.125	0.138	0.150	3.18	3.49	3.81
Package Length	D	0.880	0.900	0.920	22.35	22.86	23.37
Package Width	E	0.285	0.298	0.310	7.24	7.56	7.87
Radius to Radius Width E1		0.255	0.270	0.285	6.48	6.86	7.24
Overall Row Spacing eB		0.345	0.385	0.425	8.76	9.78	10.80
Window Width W1		0.130	0.140	0.150	0.13	0.14	0.15
Window Length	W2	0.190	0.200	0.210	0.19	0.2	0.21

<sup>\*</sup> Controlling Parameter.

Package Type: K04-072 20-Lead Plastic Shrink Small Outine (SS) - 5.30 mm



Units		INCHES			MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.026			0.65	
Number of Pins	n		20			20	
Overall Pack. Height	Α	0.068	0.073	0.078	1.73	1.86	1.99
Shoulder Height	A1	0.026	0.036	0.046	0.66	0.91	1.17
Standoff	A2	0.002	0.005	0.008	0.05	0.13	0.21
Molded Package Length	D <sup>‡</sup>	0.278	0.283	0.289	7.07	7.20	7.33
Molded Package Width	E <sup>‡</sup>	0.205	0.208	0.212	5.20	5.29	5.38
Outside Dimension	E1	0.301	0.306	0.311	7.65	7.78	7.90
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.015	0.020	0.025	0.38	0.51	0.64
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.005	0.007	0.009	0.13	0.18	0.22
Lower Lead Width	B <sup>†</sup>	0.010	0.012	0.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10


<sup>\*</sup> Controlling Parameter.

<sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

#### 9.1 Package Marking Information

#### 18-Lead PDIP



#### 18-Lead SOIC



#### 18-Lead CERDIP Windowed



### 20-Lead SSOP



#### Example



#### Example



#### Example



#### Example



Legen	d: MMM	Microchip part number information
	XXX	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured
		O = Outside Vendor
		C = 5" Line
		S = 6" Line
		H = 8" Line
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which
		part was assembled
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will
	be carried	l over to the next line thus limiting the number of available characters

\* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

for customer specific information.

## **PIC16HV540**

#### **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- · Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

#### Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:


1-800-755-2345 for U.S. and most of Canada, and 1-602-786-7302 for the rest of the world.

**Trademarks:** The Microchip name, logo, PIC, PICSTART, MPLAB, PICmicro and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

#### PIC16HV540 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



#### Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see below)
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip Worldwide Web Site at www.microchip.com

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using. For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.



## WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

### **Corporate Office**

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

#### Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### **Boston**

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

#### Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

#### **Dallas**

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75248 Tel: 972-818-7423 Fax: 972-818-2924

#### Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342

Tel: 937-291-1654 Fax: 937-291-9175

#### Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

## Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

### **New York**

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

### **AMERICAS** (continued)

#### **Toronto**

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

#### ASIA/PACIFIC

#### **Hong Kong**

Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

### Beijing

Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing 100027 PRC Tel: 86-10-85282100 Fax: 86-10-85282104

#### India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

#### Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

#### Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

#### Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

#### ASIA/PACIFIC (continued)

#### Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980

Tel: 65-334-8870 Fax: 65-334-8850

### Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### **EUROPE**

### **United Kingdom**

505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835

Arizona Microchip Technology Ltd.

#### Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

#### France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

## Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

### Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99



Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infiningement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchips products ac critical components in life support systems is not authorized except with express written approval by Microchip, No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.