


DATA SHEET



PDTB114ET **PNP resistor-equipped transistor**

Objective specification

1997 Sep 02

Supersedes data of February 1995

File under Discrete Semiconductors, SC04

PNP resistor-equipped transistor**PDTB114ET****FEATURES**

- Built-in bias resistors R1 and R2 (typ. 10 kΩ each)
- Simplification of circuit design
- Reduces number of components and board space.

APPLICATIONS

- Especially suitable for space reduction in interface and driver circuits
- Inverter circuit configurations without use of external resistors.

DESCRIPTION

PNP resistor-equipped transistor in a SOT23 plastic package.

NPN complement: PDTD114ET.

PINNING

PIN	DESCRIPTION
1	base/input
2	emitter/ground (+)
3	collector/output




Fig.1 Simplified outline (SOT23) and symbol.




Fig.2 Equivalent inverter symbol.

MARKING

TYPE NUMBER	MARKING CODE
PDTB114ET	p09

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{CEO}	collector-emitter voltage	open base	—	—	-50	V
I_o	output current (DC)		—	—	-500	mA
I_{CM}	peak collector current		—	—	-500	mA
P_{tot}	total power dissipation	$T_{amb} \leq 25^\circ C$	—	—	250	mW
h_{FE}	DC current gain	$I_C = -50 \text{ mA}; V_{CE} = -5 \text{ V}$	56	—	—	
R1	input resistor		7	10	13	kΩ
$\frac{R_2}{R_1}$	resistor ratio		0.8	1	1.2	

PNP resistor-equipped transistor

PDTB114ET

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CBO}	collector-base voltage	open emitter	–	–50	V
V_{CEO}	collector-emitter voltage	open base	–	–50	V
V_{EBO}	emitter-base voltage	open collector	–	–10	V
V_I	input voltage positive negative		– –	+10 –40	V V
I_O	output current (DC)		–	–500	mA
I_{CM}	peak collector current		–	–500	mA
P_{tot}	total power dissipation	$T_{amb} \leq 25^\circ\text{C}$; note 1	–	250	mW
T_{stg}	storage temperature		–65	+150	°C
T_j	junction temperature		–	150	°C
T_{amb}	operating ambient temperature		–65	+150	°C

Note

- Transistor mounted on an FR4 printed-circuit board.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1	500	K/W

Note

- Transistor mounted on an FR4 printed-circuit board.

PNP resistor-equipped transistor

PDTB114ET

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{CBO}	collector cut-off current	$I_E = 0; V_{CB} = -50 \text{ V}$	—	—	-100	nA
I_{CEO}	collector cut-off current	$I_B = 0; V_{CE} = -30 \text{ V}$	—	—	-1	μA
		$I_B = 0; V_{CE} = -30 \text{ V}; T_j = 150^\circ\text{C}$	—	—	-50	μA
I_{EBO}	emitter cut-off current	$I_C = 0; V_{EB} = -5 \text{ V}$	—	—	-500	μA
h_{FE}	DC current gain	$I_C = -5 \text{ mA}; V_{CE} = -5 \text{ V}; \text{note 1}$	56	—	—	
V_{CEsat}	collector-emitter saturation voltage	$I_C = -50 \text{ mA}; I_B = -2.5 \text{ mA}; \text{note 1}$	—	—	-300	mV
$V_{i(\text{off})}$	input-off voltage	$I_C = -100 \mu\text{A}; V_{CE} = -5 \text{ V}$	—	—	-500	mV
$V_{i(\text{on})}$	input-on voltage	$I_C = -10 \text{ mA}; V_{CE} = -300 \text{ mV}$	-3	—	—	V
R1	input resistor		7	10	13	k Ω
R_2/R_1	resistor ratio		0.8	1	1.2	
C_c	collector capacitance	$I_E = i_e = 0; V_{CB} = -10 \text{ V}; f = 1 \text{ MHz}$	—	—	9	pF

Note

1. Pulse test: $t_p \leq 300 \mu\text{s}; \delta \leq 0.02$.