
SIEMENS


RED YELLOW PDSP1880 YELLOW PDSP1881 HIGH EFFICIENCY RED PDSP1882 GREEN PDSP1883 HIGH EFFICIENCY GREEN PDSP1884

0.180" 8-Character 5x7 Dot Matrix Alphanumeric Programmable Display™



FEATURES

- Eight 0.180" Dot Matrix Characters in Red, Yellow, High Efficiency Red, Green, or High Efficiency Green
- Built-in 128 Character ROM, Mask Programmable for Custom Fonts
- Readable from 8 Feet (2.5 meters)
- Built-in Decoders, Multiplexers and Drivers
- Wide Viewing Angle, X Axis ± 55°, Y Axis 65°
- Programmable Features:
 - Individual Flashing Character
 - Full Display Blinking
 - Multi-Level Dimming and Blanking
 - Clear Function
 - Self Test
- Internal or External Clock
- End Stackable Dual-In-Line Plastic Package
- Read/Write Capability
- 16 User Definable Characters



DESCRIPTION

The PDSP1880 (Red), PDSP1881 (Yellow), PDSP1882 (High Efficiency Red), PDSP1883 (Green), and PDSP1884 (High Efficiency Green) are eight digit, 5x7 dot matrix, alphanumeric Programmable Displays. The 0.180 inch high digits are packaged in a rugged, high quality, optically transparent, 0.300 inch lead spacing, 30 pin plastic DIP.


The on-board CMOS has a built-in 128 character ROM. The PDSP188X also has a user definable character (UDC) feature, which uses a RAM that permits storage of 16 arbitrary characters, symbols or icons that are software-definable by the user. The character ROM itself is mask programmable and easily modified by the manufacturer to provide specified custom characters.

The PDSP188X is designed for standard microprocessor interface techniques, and is fully TTL compatible. The Clock I/O and Clock Select pins allow the user to cascade multiple display modules.

ESD Warning: Standard precautions for CMOS handling should be observed.

Maximum Rating (T_A=25°C)

Figure 1. Enlarged character format Dimensions in inches (mm)



Switching Specifications

(over operating temperature range and V_{CC} =4.5 V)

Symbol	Description	Min.	Units
Tacc	Display Access Time-Write	210	ns
Tacc	Display Access Time-Read	230	ns
Tacs	Address Setup Time to CE	10	ns
Tce	Chip Enable Active Time-Write	140	ns
Tce	Chip Enable Active Time-Read	160	ns
Tach	Address Hold Time to CE	20	ns
Tcer	Chip Enable Recovery Time	60	ns
Tces	Chip Enable Active Prior to Rising Edge-Write	140	ns
Tces	Chip Enable Hold Prior to Rising Edge-Read	160	ns
Tceh	Chip Enable Hold to Rising Edge of Read/Write Signal	0	ns
Tw	Write Active Time	100	ns
Twd	Data Valid Prior to Rising Edge of Write Signal	50	ns
Tdh	Data Write Time	20	ns
Tr	Chip Enable Active Prior to Valid Data	160	ns
Trd	Read Active Prior to Valid Data	95	ns
Tdf	Read Data Float Delay	10	ns
Trc	Reset Active Time	300	ns

Figure 2. Write Cycle timing diagram





Figure 3. Read Cycle timing diagram



Character Set

				D0	L	Н	L	Н	L	Н	L	Н	L	Н	L	Н	L	Н	L	Н
	AS	CII		D1	L	L	Н	Н	L	L	Н	Н	L	L	Н	Н	L	L	Н	Н
	CC	DE		D2	L	L	L	L	Н	Н	Н	Н	L	L	L	L	Н	Н	Н	Н
				D3	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н
D7	D6	D5	D4	HEX	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
L	L	L	L	0	•••	:::							•••			•••	 :			••••
L	L	L	Н	1		:::				••••								•••		••••
L	L	Н	L	2			::			••••		:			::-	••••	::	••••	::	•••
L	L	Н	Н	3	••••	•	••••	••••		••••		••••	::	••••	::	::	•••	••••	•••	••••
L	Н	L	L	4	••••	••••		••••		••••	••••	••••		:	:					
L	Н	L	Н	5	••••			••••	••••		::			• •	••••	:	٠.	•••	••••	••••
L	Н	Н	L	6	:	:::		·			::	•		:	:		:			
L	Н	Н	Н	7			:	•						:	••••		:	:	••••	
Н	Х	Х	Х	8	UDC 0	UDC 1	UDC 2	UDC 3	UDC 4	UDC 5	UDC 6	UDC 7	UDC 8	UDC 9	UDC 10	UDC 11	UDC 12	UDC 13	UDC 14	UDC 15

Notes: 1. Upon power up, device will initialize in a random state

2. X=Don't care.

Optical Characteristics at 25°C $\rm V_{\rm CC}\text{=}5.0~V$ at Full Brightness

Red PDSP1880

Description	Symbol	Min.	Тур.	Max.	Units
Luminous Intensity	I _V	70	125		μcd/dot
Peak Wavelength	λ(peak)		660		nm
Dominant Wavelength	λ(d)		639		nm

Yellow PDSP1881

Description	Symbol	Min.	Тур.	Max.	Units
Luminous Intensity	I _V	125	205		μcd/dot
Peak Wavelength	λ(peak)		583		nm
Dominant Wavelength	λ(d)		585		nm

High Efficiency Red PDSP1882

Description	Symbol	Min.	Тур.	Max.	Units
Luminous Intensity	I _V	125	350		μcd/dot
Peak Wavelength	λ(peak)		630		nm
Dominant Wavelength	λ(d)		626		nm

Green PDSP1883

Description	Symbol	Min.	Тур.	Max.	Units
Luminous Intensity	I _V	125	275		μcd/dot
Peak Wavelength	λ(peak)		565		nm
Dominant Wavelength	λ(d)		570		nm

High Efficiency Green PDSP1884

Description	Symbol	Min.	Тур.	Max.	Units
Luminous Intensity	I _V	125	500		μcd/dot
Peak Wavelength	λ(peak)		568		nm
Dominant Wavelength	λ(d)		574		nm

DC Electrical Characteristics at 25°C


Parameter	Limits				Conditions
	Min.	Тур.	Max.	Units	
V _{CC}	4.5	5.0	5.5	V	
I _{CC} Blank		0.65	1.0	mA	V _{CC} =5 V, V _{IN} =5 V
I _{CC} 12 dots/digit on ^(1, 2)		200	255	mA	V _{CC} =5 V, "V" in all 8 digits
I _{CC} 20 dots/digit on ^(1, 2)		300	370	mA	V _{CC} =5 V, "#" in all 8 digits
I _{ILP} (with pull-up) Input Leakage	-18	-11	-5	μΑ	$V_{CC} = 5 \text{ V}, V_{IN} = 0 \text{ V} \text{ to } V_{CC}$ (WR, CE, FL, RST, RD, CLKSEL)
I _{IL} (no pull-up) Input Leakage	-1		+1	μΑ	V _{CC} =5 V, V _{IN} =5 V (CLK, A0–A3, D0–D7)
V _{IH} Input Voltage High	2.0		V _{CC} +0.3	V	V _{CC} =4.5 V to 5.5 V
V _{IL} Input Voltage Low	Gnd -0.3			V	V _{CC} =4.5 V to 5.5 V
V _{OL} (D0 to D7) Output Voltage Low			0.4	V	V _{CC} =4.5 V, I _{OL} =1.6 mA
V _{OL} (CLK) Output Voltage Low			0.4	V	V _{CC} =4.5 V, I _{OL} =40 μA
V _{OH} Output Voltage High	2.4			V	V _{CC} =4.5 V, I _{OH} =40 μA
θ_{JC} Thermal Resistance, Junction to Case		60		°C/W	
Clock I/O Frequency	28	57.34	81.14	KHz	V _{CC} =4.5 V to 5.5 V
FM, Digit Multiplex Frequency	125	256	362.5	Hz	V _{CC} =4.5 V to 5.5 V
Blinking Rate	0.98	2.0	2.83	Hz	
Clock I/O Bus Loading			2.40	pF	
Clock Out Rise Time			500	nsec	V _{CC} =4.5 V, V _{OH} =2.4 V
Clock Out Fall Time			500	nsec	V _{CC} =4.5 V, V _{OH} =0.4 V

Recommended Operating Conditions (T_A=-40°C to +85°C)

	\ \ \			
Parameter	Symbol	Min.	Max.	Units
Supply Voltage	V _{CC}	4.5	5.5	V
Input Voltage Low	V _{IL}		0.8	V
Input Voltage High	V _{IH}	2.0		V
Output Voltage Low	V _{OL}		0.4	V
Output Voltage High	V _{OH}	2.4		V

Notes: 1. I_{CC} is an average value. 2. I_{CC} is measured with the display at full brightness. Peak I_{CC} = $^{28}/_{15}$ I_{CC} average (# displayed).

Figure 4. Top view




Pin Assignments

FIII ASS	ignments	I	
Pin #	Name	Symbol	Definition
1	Reset	RST	Initializes display: clears Character RAM (20 H), Flash RAM (00 H), control word (00 H), and resets internal counters. UDC Address Register and UDC RAM unaffected.
2	Flash	FL	Accesses Flash RAM. Address inputs A0–A2 select digit address while data bit D0 sets (D0=1) or resets (D0=0) Flash bit, A3 and A4 ignored.
3	Addr. input	A0	A0-A2 select specific digits. See Table 1.
4		A1	Same as A0
5		A2	Same as A0
6	Addr. input	A3	A3 and A4 access parts of memory together with Flash pin. See Table 1.
7–9	No pins		No connections
10	Addr. input	A4	Same as A3
11	Clock Select	CLS	Selects internal or external clock source. CLS=1 selects internal clock (master), CLS=0 selects external clock (slave operation).

Pin #	Name	Symbol	Definition
12	Clock In/Out	CLK	Inputs or outputs clock as determined by CLS.
13	Write	WR	Writes data into display when WR=0. Note CE=0 to enable write cycle.
14	Chip Enable	CE	Enables display's write and read cycles when $\overline{\text{CE}}$ =0.
15	Positive supply	V _{CC}	Positive power supply input.
16	Supply GND	GND _{sup}	Analog ground for LED drivers
17		NC	No connection
18	Logic GND	GND _{log}	Logic ground for digital circuitry
19	Read	RD	Reads data from display when RD=0. Also CE=0.
20	Data bit zero	D0	Least significant data bit.
21	Data bit one	D1	Second data bit.
22- 24	No pins		No connections
25	Data bit two	D2	Third data bit.
26	Data bit three	D3	Fourth data bit.
27	Data bit four	D4	Fifth data bit.
28	Data bit five	D5	Sixth data bit.
29	Data bit six	D6	Seventh data bit.
30	Data bit seven	D7	Most significant data bit.


Figure 5. Cascading displays



The PDSP188X is designed to drive up to 16 other PDSP188Xs with input loading of 15 pF each. General requirements for cascading 16 displays together:

- Determine the correct address for each display.
- Use CE from an adrress decoder to select the correct display.
- Use CE from an adrress decoder to select the correct display.
- Select one of the Displays to provide the Clock for the other displays. Connect CLKSEL to V_{CC} for this display.
- Tie CLKSEL to ground on other displays.
- Use RST to synchronize the blinking between the displays.

Figure 6. Block diagram



Functional Description

The display's user interface is organized into five memory areas. They are accessed using the Flash Input, \overline{FL} , and address lines, A3 and A4. All the listed RAMs and Registers may be read or written through the data bus. See Table 1. Each input pin is described in Pin Definitions. The five basic memory areas are:

Character RAM	Stores either ASCII (Kata- kana) character data or an UDC RAM address
Flash RAM	1 x 8 RAM which stores Flash data
User-Defined Character RAM (UDC RAM)	Stores dot pattern for custom characters
User-Defined Address Register (UDC Address Register)	Provides address to UDC RAM when user is writing or reading a custom char- acter

the display.	Control Word Register	Enables adjustment of display brightness, flash individual char-acters, blink, self test or clearing the display.
--------------	-----------------------	---

RST can be used to initialize display operation upon power up or during normal operation. When activated, RST will clear the Flash RAM and Control Word Register (00H) and reset the internal counter. All eight display memory locations will be set to 20H to show blanks in all digits.

FL pin enables access to the **Flash RAM**. The **Flash RAM** will set (D0=1) or reset (D0=0) flashing of the character addressed by A0-A2.

The 1 x 8 bit **Control Word Register** is loaded with attribute data if A3=0.

The **Control Word Logic** decodes attribute data for proper implementation.

Character ROM is designed for 128 ASCII characters. The ROM is Mask Programmable for custom fonts.

The **Clock Source** could either be the internal oscillator (CLKSEL=1) of the device or an external clock (CLKSEL=0) could be an input from another HDSP211X display for the

synchronization of blinking for multiple displays.

The **Display Multiplexer** controls the Row Drivers so no additional logic is required for a display system.

The **Display** has eight digits. Each digit has 35 LEDs clustered into a 5 x 7 dot matrix.

Table 1. Memory Selection

FL	A4A	3	Section of Memory	A2-A0	Data Bits Used
0	Χ	Χ	Flash RAM	Character Address	D0
1	0	0	UDC Address Register	Don't Care	D3-D0
1	0	1	UDC RAM	Row Address	D4-D0

FL	A4A	3	Section of Memory	A2-A0	
1	1	1	Character RAM	Character Address	
1	1	0	Control Word Register	Don't Care	

Theory of Operation

__The PDSP188X Programmable Display is designed to work pwith all major microprocessors. Data entry is via an eight bit —parallel bus. Three bits of address route the data to the Dproper digit location in the RAM. Standard control signals like —WR and CE allow the data to be written into the display.

D0-D7 data bits are used for both Character RAM and control word data input. A3 acts as the mode selector. If A3=1, character RAM is selected. Then input data bit D7 will determine whether input data bits D0-D6 is ASCII coded data (D7=0) or UDC data (D7=1). See section on UDC Address Register and RAM.

For normal operation \overline{FL} pin should be held high. When \overline{FL} is held low, Flash RAM is accessed to set character blinking.

The seven bit ASCII code is decoded by the Character ROM to generate Column data. Twenty columns worth of data is sent out each display cycle, and it takes fourteen display cycles to write into eight digits.

The rows are multiplexed in two sets of seven rows each. The internal timing and control logic synchronizes the turning on of rows and presentation of column data to assure proper display operation.

Power Up Sequence

Upon power up display will come on at random. Thus the display should be reset on power-up. The reset will clear the Flash RAM, Control Word Register and reset the internal counter. All the digits will show blanks and display brightness level will be 100%.

The display must not be accessed until three clock pulses (110 $\mu seconds$ minimum using the internal clock) after the rising edge of the reset line.

Microprocessor Interface

The interface to a micrprocessor is through the 8-bit data bus (D0-D7), the 4-bit address bus (A0-A3) and control lines \overline{FL} , \overline{CE} and \overline{WR} .

To write data (ASCII/Control Word) into the display $\overline{\text{CE}}$ should be held low, address and data signals stable and $\overline{\text{WR}}$ should be brought low. The data is written on the low to high transistion of $\overline{\text{WR}}$.

The Control Word is decoded by the Control Word Decode Logic. Each code has a different function. The code for display brightness changes the duty cycle for the column drivers. The peak LED current stays the same but the average LED current diminishes depending on the intensity level.

The character Flash Enable causes 2 Hz coming out of the counter to be ANDED with column drive signal and makes the column driver to cycle at 2 Hz. Thus the character flashes at 2 Hz.

The display Blink works the same way as the Flash Enable but causes all twenty column drivers to cycle at 2 Hz thereby making all eight digits to blink at 2 Hz.

The Self Test function of the IC consists of two internal routines which exercise major portions of the IC and illuminates all the LEDs.

Clear bit clears the character RAM and writes a blank into the display memory. It however does not clear the control word.

ASCII Data or Control Word Data can be written into the dis-

RST	CE	WR	RD	FL	A4	А3	A2 A1 A0
1	0	0	1	1	0	0	Character Address, Digits 0-
1	0	1	0	1	0	0	Character Address, Digits 0-

Figure 8. UDC Address Register and UDC Character RAM

RST	CE	WR	RD	FL	A4	А3	A2 A1 A0
1	0	0	1	1	0	0	Not used for UE Address Regist
1	0	1	0	1	0	0	Not used for UE Address Regist
1	0	0	1	1	0	1	A2-A0=Charac Row Address
1	0	1	0	1	0	1	A2-A0=Charac Row Address

UDC Address Register

The UDC Address Register is selected by setting \overline{FL} =1, A4=0, A3=0. It is a 4 bit register and uses data bits, D3-D0 to store the 4 bit address code (D7-D4 are ignored). The address code selects one of 16 UDC RAM locations for cus-

play at this point. For multiple display operation, CLK I/O must be properly selected. CLK I/O will output the internal clock if CLKSEL=1, or will allow input from an external clock if CLKSEL=0.

Character RAM

The Character RAM is selected when \overline{FL} , A4 and A3 are set to 1,1,1 during a read or write cycle. The Character RAM is a 8 by 8 bit RAM with each of the eight locations corresponding to a digit on the display. Digit 0 is on the left side of the display and digit 7 is on the right side of the display. Address lines, A2-A0 select the digit address with A2 being the most significant bit and A0 being the least significant bit. The two types of data stored in the Character RAM are the ASCII coded data and the UDC Address Data. The type of data stored in the Character RAM is determined by data bit, D7. If D7 is low, then ASCII coded data is stored in data bits D6-D0. If D7 is high, then UDC Address Data is stored in data bit D3-D0.

The ASCII coded data is a 7 bit code used to select one of 128 ASCII characters permanently stored in the ASCII ROM.

The UDC Address data is a 4 bit code used to select one of the UDC characters in the UDC RAM. There are up to 16 characters available. See Figure 7.

UDC Address Register and UDC RAM

The UDC Address Register and UDC RAM allows the user to generate and store up to 16 custom characters. Each custom character is defined in 5 x 7 dot matrix pattern. It takes 8 write cycles to define a custom character, one cycle to load the UDC Address Register and 7 cycles to define the character. The contents of the UDC Address Register will store the 4 bit address for one of the 16 UDC RAM locations. The UDC RAM is used to store the custom character.

Figure 7. Character RAM access logic

RST	CE	WR	RD	FL	A4	А3	A2 A1 A0	D7 D6 D5 D4 D3 D2 D1 D0
1	0	0	1	1	1	1	Character Address, Digits 0-7	0 7 bit ASCII code, Write Cycle
1	0	1	0	1	1	1	Character Ad- dress, Digits 0-7	0 7 bit ASCII code read during a Read Cycle

tom character generation.

UDC RAM

The UDC RAM is selected by setting \overline{FL} =1, A4=0, A3=1. The RAM is comprised of a 7 x 5 bit RAM. As shown in Figure 9, address lines, A2-A0 select one of the 7 rows of the custom character. Data bits, D4-D0 determine the 5 bits of column data in each row. Each data bit corresponds to a LED. If the data bit is high, then the LED is on. If the data bit is low, the LED is off. To create a character, each of the 7 rows of column data need to be defined. See Figures 8 for logic.

Flash RAM

The Flash RAM allows the display to flash one or more of the characters being displayed. The Flash Ram is accessed by setting \overline{FL} low. A4 and A3 are ignored. The Flash RAM is a 8 x 1 bit RAM with each bit corresponding to a digit address. Digit 0 is on the left side of the display and digit 7 is on the right side of the display. Address lines, A2-A0 select the digit address with A2 being the most significant digit and A0 being the least significant digit. Data bit, D0, sets and resets the flash bit for each digit. When D0 is high, the flash bit is set and when D0 is low, it is reset. See Figure 9.

Control Word

The Control Word is used to set up the attributes required by the user. It is addressed by setting \overline{FL} =1, A4=1, A3=0. The Control Word is an 8 bit register and is accessed using data bits, D7–D0. See Figures 10 and 11 for the logic and attributed control. The Control Word has 5 functions. They are brightness control, flashing character enable, blinking character enable, self test, and clear (Flash and Character RAMS only).

Brightness Control

Control Word bits, D2–D0, control the brightness of the display with a binary code of 000 being 100% brightness and 111 being display blank. See Figure 11 for brightness level versus binary code. The average ICC can be calculated by

Rov	w Da	ta		Column Data								
				C1 C2 C3 C4 C5								
A2	A 1	Α0	Row#	D4 D3 D2 D1 D0								
0	0	0	1									
0	0	12										
0	1	03										
0	1	14		5 x 7 Dot Matrix Pattern								
1	0	05										
1	0	16										
1	1	07										

multiplying the 100% brightness level I_{CC} value by the display's brightness level. For example, a display set to 80% brightness with a 100% average I_{CC} value of 200 mA will have an average I_{CC} value of 200 mA x 80%=160 mA.

Flash Function

Control Word bit, D3, enables or disables the Flash Function. When D3 is 1, the Flash Function is enabled and any digit with its corresponding bit set in the Flash RAM will flash at approximately 2 hertz. When using an external clock, the flash rate can be determined by dividing the clock rate by 28,672. When D3 is 0, the Flash Function is disabled and the contents of the Flash RAM is ignored. For synchronized flashing on multiple displays, see the Reset Section.

Blink Function

Control Word bit, D4, enables or disables the Blink Function. When D4 is 1, the Blink Function is enabled and all characters on the display will blink at approximately 2 hertz. The Blink Function will override the Flash Function if both functions are enabled. When D4 is 0, the Blink Function is disabled. When using an external clock, the blink rate can be determined by dividing the clock rate by 28,672. For synchronized blinking on multiple displays, see the Reset Section.

Self Test

Before starting Self Test, Reset must first be activated. Control Word bits, D6 and D5, are used for the Self Test Function. When D6 is 1, the Self Test is initiated. Results of the Self Test are stored in bits D5. Control Word bit, D5, is a read only bit. When D5 is 1, Self Test passed is indicated. When D5 is 0, Self Test failed is indicated. The Self Test function of the IC consists of two internal routines which exercise major portions of the IC and illuminates all of the LEDs. The first routine cycles the ASCII decoder ROM through all states and performs a check sum on the output. If the check sum agrees with the correct value, D5 is set to a 1.

The second routine provides a visual test of the LEDs using the drive circuitry. This is accomplished by writing checkered and inversed checkered patterns to the display. Each pattern is displayed for approximately 2 seconds. During the self test function the display must not be accessed. The time needed

to execute the self test function is calculated by multiplying the clock time by 262,144 (typical time≈4.6 sec.). At the end of the

self test function, the Character RAM is loaded with blanks; the Control Word Register is set to zeroes except D5, and the Flash RAM is cleared and the UDC Address Register is set to all 1s.

RST	CE	WR	RD	FL	A4	А3	A2 A1 A0
1	0	1	1	0	Х	Х	Character Address, Digits 0-7

Figure 9. Flash RAM access logic

rigure s				T			<u> </u>	Figure 1	0. Con	trol Wo	rd acce	ss logi	ic		
RST	CE	WR	RD	FL	A4	А3	A2 A1 A0	RST	CE	WR	RD	FL	A4	А3	A2 A1 A0
1	0	0	1	1	Х	Х	Flash RAM Ac dress, Digits (0	0	1	1	1	0	Not used for Control Word

RST	CE	WR	RD	FL	A4	А3	A2 A1 A0	D7 D6 D5 D4 D3 D2 D1 D0
1	0	1	0	1	1	0	Not used for Control Word	Control Word data for a Read during a Read Cycle.

Clear Function (see Figure 11 and Figure 12)

Control Word bit, D7 clears the character RAM to 20 hex and the flash RAM to all zeroes. The RAMs are cleared within three clock cycles (110 μ s minimum, using the internal clock) when D7 is set to 1. During the clear time the display must not be accessed. When the clear function is finished, bit 7 of the Control Word RAM will be reset to a "0".

Reset Function

The display should be reset on power up of the display (RST=LOW). When the display is reset, the Character RAM, Flash RAM, and Control Word Register are cleared. The display's internal counters are reset. Reset cycle takes three clock cycles (110 µseconds minimum using the internal clock). The display must not be accessed during this time.

To synchronize the flashing and blinking of multiple displays, it is necessary for the display to use a common clock source and reset all the displays at the same time to start the internal counters at the same place.

While RST is low, the display must not be accessed by RD nor WR.

Figure 11. Control Word data definition

D7	D6	D5	D4	D3	D2	D1	D0	
С	ST	ST	BL	FL	Br	Br	Br	
					0	0	0	100% Brightness
					0	0	1	80% Brightness
					0	1	0	53% Brightness
					0	1	1	40% Brightness
					1	0	0	27% Brightness
					1	0	0	20% Brightness
					1	1	0	13% Brightness
					1	1	1	Blank Display
				0	Flash	n Fund	ction D	isabled
				1	Flash	n Fund	ction E	nabled
			Ó	Blink	k Fund	ction E	Disable	ed
			1	Blink	k Fund	ction E	nable	d (overrides Flash Function)
	0	Χ	Norr	nal C	perat	ion X=	bit igr	nored
	1	R	Run	Self	Test, I	R=Tes	st Resu	ult, R=1/pass, 0=fail

- 0 Normal Operation
- 1 Clear Flash RAM & Character RAM (Character RAM=20 Hex)

Key

CClear function STSelf test

BLBlink function

FLFlash function

BrBrightness control

Figure 12. Clear function

CE	WR	FL	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	0	1	0	X	Х	X	0	X	X	Х	Х	Х	X	X	Clear Disabled
0	1	0	0	Х	Х	Х	1	Х	Х	Х	Х	Х	Χ	Χ	Clear User RAM, Flash RAM and Dispaly

Figure 13. Display Cycle using built-in ROM example

Display message "Showtime." Digit 0 is leftmost—Closest to Pin 1.

Logic levels: 0=Low, 1=High, X=Don't care.

ELECTRICAL AND MECHANICAL CONSIDERATIONS Voltage Transient Suppression

For best results power the display and the components that interface with the display to avoid logic inputs higher than Voc. Additionally, the LEDs may cause transients in the

RST	CE	WR	RD	FL	A4	А3	A2	A1	Α0	D7	D6	D5	DAO WOS SUDSO NOTICE DO NOTICE LEDS may cause transients in the
0	0	1	1	1	Х	X	X	Х	Х	Х	Х	X	common practice is to place a parallel combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a 22 xuF capacities does with the combination of a .01 xuF and a .01 xuF a
1	0	0	1	1	1	0	Х	Х	Х	0	0	Х	oESD Protection 1 53% Brightness Selected All blank
1	0	0	1	1	1	1	0	0	0	0	1	0	The input protection structure of the PDSP188X provides significant protection against ESD damage. It is capable of with
1	0	0	1	1	1	1	0	0	1	0	1	0	ostandingodischarges gwaaterHhanDigktVi Take allsthe standard
1	0	0	1	1	1	1	0	1	0	0	1	0	precautions, normal for CMOS components. These include oppoperly grounding pewstrine, tooligitables, and transport
1	0	0	1	1	1	1	0	1	1	0	1	0	1 carriers that come in contact with unshielded parts with these conditions are not, or cannot be met, keep the leads of the
1	0	0	1	1	1	1	1	0	0	0	1	0	1 device shorted togethewatethe partisinanti-statishoodkaging.
1	0	0	1	1	1	1	1	0	1	0	1	0	Refer to Appnote 18 in the current Stemens Optoelectronics Opata Book. Opata Book
1	0	0	1	1	1	1	1	1	0	0	1	0	OSoldering Considerations "M" to Digit 6 SHOWTIM
1	0	0	1	1	1	1	1	1	1	0	1	0	oTheoPDSP18&X can be what occuping the control of t

Figure 14. Displaying user defined character example

Load character "A" into UDC-5 and then display it in digit 2 Logic levels: 0=Low, 1=High, X=Don't care.

Wave soldering is also possible following these conditions: Preheat that does not exceed 93°C on the solder side of the PC board or a package surface temperature of 85°C. Water soluble organic acid flux (except carboxylic acid) or resinbased RMA flux without alcohol can be used

													, based Rivia nux without alcohol can be used.
RST	CE	WR	RD	FL	A4	А3	A2	A 1	A0	D7	D6	D5	Prince Constact With Pale Organian cohol vapor will de Rise la Egra
0	Х	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	daltion of the padkage. X X X X X X X Reset. No Read/Write witthin All blank Wave temperature of 24616c胜6%Gwith a dwell between 1.5
1	0	0	1	1	0	0	Χ	Χ	Х	Х	Х	Х	sec. to 3.0 sec. Exposure to the wave should not exceed Xtemperatures above 260 c full five seconds at 0.005 b 68 fow
1	0	0	1	1	0	1	0	0	0	Х	Х	Х	othe seating plane othe was kages should be immersed in the wave.
1	0	0	1	1	0	1	0	0	1	Х	Х	Х	Post Solder Cleaning Procedures 2, UDC-5 All blank
1	0	0	1	1	0	1	0	1	0	Х	Х	Х	1The Peast offensive clesh the green between 1 the Peast offensive clesh the green state of the Peast of the
1	0	0	1	1	0	1	0	1	1	Х	Х	Х	for less than 15 minutes. Addition of mild saponifiers is acceptable. Do not use commercial diswasher detergents.
1	0	0	1	1	0	1	1	0	0	Х	Х	Х	1 For Paster cleaning, solveins may we used. Exercise blank in
1	0	0	1	1	0	1	1	0	1	Χ	Х	Χ	carbonate package. Maximum exposure should not exceed
1	0	0	1	1	0	1	1	1	0	Х	Х	Х	1 two ominutes at elevated themperatures. Laccoptable is blands
1	0	0	1	1	1	1	0	1	0	1	Х	Х	are TF (trichorotrifluorethane), and IPA. X 0 1 0 1 Write UDC-5 into Digit 2 (Digit2) A Some major solvent manufacturers are: Allied Chemical Co

portation, Specialty Chemical Division, Morristown, NJ; Baron-Blakeslee, Chicago, IL; Dow Chemical, Midland, MI; E.I. DuPont de Nemours & Co., Wilmington, DE.

For further information refer to Appnote 19 in the current Siemens Optoelectronic Data Book (Display group1 in Table I applies).

An alternative to soldering and cleaning the display modules is to use sockets. Naturally, 28 pin DIP sockets .300" wide