


—BOTTOM VIEW—



INPUTS

C GNT	: ND5000LBG GRANT
COLDRESET	: ND5000LBG RESET
DREQ0 - DREQ3	: DMA REQUEST
IOCLK	: I/O CLOCK
JTCLK	: JTAG CLOCK
JTDI	: JTAG DATA IN
JTMS	: JTAG MODE SELECT
JTRST	: JTAG RESET
LOCK	: EXCLUSIVE ACCESS
MCLK	: MASTER CLOCK
PCICLK	: PCI CLOCK
PLL EN	: PLL ENABLE
REQ0 - REQ4	: PCI REQUEST
RXD0, RXD1	: SERIAL RECEIVE DATA STREAM
SCMATCH	: SECONDARY CACHE TAG MATCH
SMODE	: SCAN MODE
STBY	: 5 V INPUT TOLERANT STAND BY
TMODE	: TEST MODE
VALIDOUT	: VALID OUTPUT
VccOK	: VCCOK
WAIT	: EXTERNAL WAIT

OUTPUTS

ALE	: ADDRESS LATCH ENABLE
BROMCS	: BOOT ROM CHIP SELECT
C REQ	: ND5000LBG REQUEST
CAS0 - CAS7	: COLUMN ADDRESS STROBE
CLKFB	: FEEDBACK CLOCK MONITOR
DACK0 - DACK3	: DMA ACKNOWLEDGE
DEVCS0 - DEVCS3	: DEVICE CHIP SELECT
DEV RD	: DEVICE READ
DEVWR0 - DEVWR3	: DEVICE WRITE ENABLE
DQM0 -DQM7	: DATA MASK FOR WRITES AND THE OUTPUT DISABLE FOR READS
EDO OE	: DATA OUTPUT ENABLE FOR EDO
GNT0 - GNT4	: PCI GRANT
INT	: INTERRUPT
JTDO	: JTAG DATA
MA0 - MA11	: MEMORY ADDRESS
NMI	: NON MASKABLE INTERRUPT
PRST	: PCI RESET
RAS0 - RAS3	: ROW ADDRESS STROBE FOR STANDARD DRAM
READY	: READ/WRITE READY
SCDOE	: SECONDARY CACHE DATA RAM OUTPUT ENABLE
SDCAS	: COLUMN ADDRESS STROBE FOR SDRAM
SDCS0 -SDCS3	: CHIP SELECT FOR SDRAM
SDRAS	: ROW ADDRESS STROBE FOR SDRAM
TC	: DMA TERMINAL COUNT
TXD0, TXD1	: SERIAL TRANSMIT DATA STREAM
VALIDIN	: VALID INPUT
WE	: DRAM WRITE ENABLE

INPUTS/OUTPUTS

AD0 - AD31	: PCI ADDRESS/DATA BUS
ARB EN	: ARBITER ENABLE
BIGEND	: BIG ENDIAN
BROMW	: BOOT ROM WIDTH CONFIGURATION
C BE0 - C BE3	: BUS COMMAND/BYTE ENABLE
DEVAD0 - DEVAD31	: DEVICE ADDRESS/DATA BUS
DEVSEL	: DEVICE SELECT
FRAME	: CYCLE FRAME
IRDY	: INITIATOR READY
MD0 - MD63	: MEMORY DATA
PAR	: PARITY
PERR	: PARITY ERROR
SERR	: SYSTEM ERROR
STOP	: STOP ACCESS
SYSAD0 - SYSAD63	: SYSTEM ADDRESS/DATA BUS
SYSCMD0 - SYSCMD8	: SYSTEM COMMAND BUS
TRDY	: TARGET READY

