Features



CMOS Serial Input 12-Bit DAC

General Description

The MX7543 is a high precision 12-bit digital-to-analog converter (DAC) which uses a serial rather than parallel input scheme for loading data. Included are a serial-to-parallel shift register, a separate DAC register, and a multiplying DAC.

Serial data is clocked in at the SRI pin on the rising or falling edge (user selected) of the strobe input. When the input register is full, the contents are transferred to the DAC register using the load input. A clear input is provided to initialize the part asynchronously.

The MX7543 features excellent gain stability (5ppm/ $^{\circ}$ C max.) and operates from a single +5V power supply while dissipating about 10mW.

Applications

Remote Analog Systems


Robotics

Programmable Attenuators

Automatic Test Equipment

Auto-Calibration Systems

Functional Diagram



Serial Interface


- ♦ ±½ and ±1 LSB Linearity
- ◆ CLEAR Input For Initialization
- ♦ Single +5V Supply Operation
- ◆ 5ppm/°C Gain Stability
- ◆ 1 LSB Max. Feedthrough At 10kHz
- ♦ Small Size: 16-Lead DIP

Ordering Information

PART	TEMP. RANGE	PACKAGE*	ERROR
MX7543JN	0°C to +70°C	Plastic DIP	· 1 LSB
MX7543KN	0°C to +70°C	Plastic DIP	+% LSB
MX7543GKN	0°C to +70°C	Plastic DIP	+3_LSB
MX7543JCWE	0°C to +70°C	Small Outline	· 1 LSB
MX7543KCWE	0°C to +70°C	Small Outline	+ : LSB
MX7543GKCWE	0°C to +70°C	Small Outline	+ LSB
MX7543J/D	0°C to +70°C	Dice	· 1 LSB
MX7543AD	-25°C to +85°C	Ceramic	+1 LSB
MX7543BD	-25°C to +85°C	Ceramic	+ ∿ LSB
MX7543GBD	-25°C to +85°C	Ceramic	+12 LSB
MX7543AQ	-25°C to +85°C	CERDIP**	1 LSB
MX7543BQ	-25°C to +85°C	CERDIP**	+ 19 LSB
MX7543GBQ	-25°C to +85°C	CERDIP**	± l∞ LSB
MX7543SD	-55°C to +125°C	Ceramic	+1 LSB
MX7543TD	-55°C to +125°C	Ceramic	· la LSB
MX7543GTD	-55°C to +125°C	Ceramic	÷ l₂ LSB
MX7543SQ	-55°C to +125°C	CERDIP**	· 1 LSB
MX7543TQ	-55°C to +125°C	CERDIP	· LSB
MX7543GTQ	-55°C to +125°C	CERDIP**	- LSB

^{*} All devices — 16-pin packages

Pin Configuration



MIXIN

Maxim Integrated Products 1

^{**} Maxim reserves the right to ship Ceramic packages in lieu of CERDIP packages.

ABSOLUTE MAXIMUM RATINGS	
V _{DD} to AGND0.3V, +7V	Power Dissipation 450mW
V _{DO} to DGND0.3V, +7V	(derate 6mW/°C above +70°C)
AGND to DGND V _{DD}	Operating Temperature Range
DGND to AGND V _{DD}	Commercial MX7543J, K, GK 0°C to +70°C
Digital Input Voltage to DGND0.3V, V _{DD} + 0.3V	Industrial MX7543A, B, GB25°C to +85°C
(Pins 4-11, 13)	Military MX7543S, T, GT55°C to +125°C
$V_{PIN^{+}}$, $V_{PIN^{2}}$ to AGND	Storage Temperature65°C to +150°C
V _{RFF} to AGND±25V	Lead Temperature (Soldering 10 sec) +300°C
V _{RFB} to AGND ±25V	

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(T_A = T_{MIN} \text{ to } T_{MAX}, V_{DD} = +5V, V_{REF} = +10V, V_{OUT1} = V_{OUT2} = GND, unless otherwise specified)$

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	
DC ACCURACY							
Resolution				12			Bits
Non-Linearity		MX7543J/A/S MX7543K/B/T MX7543GK/GB/GT				±1 ±0.5 ±0.5	LSB
Differential Non-Linearity		MX7543J/A/S (Note 1) MX7543K/B/T (Note 2) MX7543GK/GB/GT (Note 2	2)			+2 ±1 +1	LSB
Gain Error		MX7543J/K/A/B/S/T MX7543J/K/A/B MX7543S/T	$T_A = 25^{\circ}C$ T_{MIN} to T_{MAX} T_{MIN} to T_{MAX}			±12.3 ±13.5 ±14.5	LSB
Gain Eiroi		MX7543GK/GB/GT MX7543GK/GB MX7543GT	$T_A = 25^{\circ}C$ T_{MIN} to T_{MAX} T_{MIN} to T_{MAX}			±1 ±1 +2	LSB
Gain Temperature Coefficient ΔGain/ΔTemperature (Note 4)					2	5	ppm/°
Power Supply Rejection	PSRR	V _{DD} = +4.75V to +5.25V	T _A = 25°C T _{MIN} to T _{MAX}			0.005 0.01	%/%V
Output Leakage Current I _{OUT1} , I _{OUT2} (Note 3)		MX7543J/K/GK MX7543A/B/GB MX7543S/T/GT	$T_A = 25^{\circ}C$ T_{MIN} to T_{MAX} T_{MIN} to T_{MAX} T_{MIN} to T_{MAX}			1 10 10 200	nA
DYNAMIC PERFORMANCE (N	lote 4)						-
Output Current Settling Time		To 1/2 LSB, Out1 Load = 1	000Ω			2	μs
Feedthrough Error		V_{REF} = $\pm 10V$ 10kHz sine w	ave			2.5	mVpp
REFERENCE INPUT							
Input Resistance (pin 15)	R _{REF}			8	15	25	kΩ
ANALOG OUTPUT (Note 4)							•
Output Capacitance	C _{OUT} C _{OUT} C _{OUT} C _{OUT}	DAC Register 0000 0000 00 DAC Register 1111 1111 1 DAC Register 1111 1111 1 DAC Register 0000 0000 00	111 111			75 260 75 260	pF

MOLE I.	MONOTOTHE	ιO	1.1	DIES	HOIII	MIN	w	MAX
	Monotonic							

Note 2: Monotonic to 12 bits from T_{MIN} to T_{MAX}

Note 3: I_{OUT1} tested with DAC register loaded to all 0's.

Note 4: Guaranteed by design but not tested.

Note 5: Sample tested at +25°C to ensure compliance.

ELECTRICAL CHARACTERISTICS (Continued) $(T_A = T_{MIN} \text{ to } T_{MAX}, V_{DD} = +5V, V_{REF} = +10V, V_{OUT1} = V_{OUT2} = GND, unless otherwise specified)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUTS						
Logic HIGH Voltage	V _{INH}		+3.0			V
Logic LOW Voltage	VINL				+0.8	7 °
Logic Input Current	I _{IN}	V _{IN} = 0V or V _{DD}			1	μΑ
Input Capacitance (Note 4)	CIN				8	pF
SWITCHING CHARACTERIS	TICS (see F	igure 6) (Note 5)				
	t _{DS1}	T _A = 25°C T _{MIN} to T _{MAX}	50 100			
Serial Input	t _{DS2}	T _A = 25°C T _{MIN} to T _{MAX}	20 40			
to Strobe Setup Time	t _{DS3}	T _A = 25°C T _{MIN} to T _{MAX}	0			ns
	t _{DS4}	T _A = 25°C T _{MIN} to T _{MAX}	0			
	t _{DH1}	T _A = 25°C T _{MIN} to T _{MAX}	30 60			
Serial Input	t _{DH2}	T _A = 25°C T _{MIN} to T _{MAX}	60 120			
to Strobe Hold Time	t _{DH3}	T _A = 25°C T _{MIN} to T _{MAX}	80 160			ns
	t _{DH4}	T _A = 25°C T _{MIN} to T _{MAX}	80 160			
SRI data pulse width	t _{SRI}	T _A = 25°C T _{MIN} to T _{MAX}	80 160			
STB1 pulse width	t _{STB1}	$T_A = 25^{\circ}C$ T_{MIN} to T_{MAX}	80 160			
STB2 pulse width	t _{STB2}	T _A = 25°C T _{MIN} to T _{MAX}	80 160			
STB3 pulse width	t _{STB3}	T _A = 25°C T _{MIN} to T _{MAX}	100 200			
STB4 pulse width	t _{STB4}	T _A = 25°C T _{MIN} to T _{MAX}	100 200			ns
Load 1 pulse width	t _{LD1}	T _A = 25°C T _{MIN} to T _{MAX}	150 300			
Load 2 pulse width	t _{LD2}	T _A = 25°C T _{MIN} to T _{MAX}	150 300			
Time between strobing LSB into Register A and loading Register B	ng T. = 25°C					
Clear pulse width	t _{CLR}	T _A = 25°C T _{MIN} to T _{MAX}	200 400			
POWER SUPPLY						
Supply Voltage	V _{DD}	5V ± 5%	4.75		5.25	V
Supply Current	I _{DD}				2.5	mA

Detailed Description

The basic MX7543 DAC circuit consists of a laser-trimmed, thin-film R-2R resistor array with NMOS current switches as shown in Figure 1. Binarily weighted currents are switched to either OUT1 or OUT2 depending on the status of each input bit. Although the current at OUT1 or OUT2 will depend on the digital input code, the sum of the two output currents is always equal to the input current at V_{REF} minus the termination resistor current (R_T).

Either current output can be converted into a voltage externally by adding an output amplifier (Figure 4). The $V_{\rm REF}$ input accepts a wide range of signals including fixed and time varying voltage or current inputs. If a current source is used for the reference input, then a low temperature coefficient external resistor should be used for $R_{\rm FB}$ to minimize gain variation with temperature.

Equivalent Circuit Analysis

Figures 2 and 3 show the equivalent circuits for the R-2R ladder when all digital inputs are LOW and HIGH respectively. The input resistance at V_{REF} is nominally $15k\Omega$ and does not change with digital input code. The $I_{REF}/4096$ current source, which is actually the ladder termination resistor (R_T , Figure 1), results in an intentional 1-bit current loss to GND. The $I_{LEAKAGE}$ current sources represent junction and surface leakage currents.

Capacitors C_{OUT1} and C_{OUT2} represent the switches ON and OFF capacitances respectively. When all inputs are switched from LOW to HIGH, the capacitance at OUT1 changes from approximately 75pF to 260pF. This capacitance is code-dependent and is a function of the number of ON switches that are connected to a specific output.




Figure 2. MX7543 DAC Equivalent Circuit, All Digital Inputs LOW




Figure 1. MX7543 Functional Diagram

Circuit Configurations

Unipolar Operation

The most common configuration for the MX7543 is shown in Figure 4. The circuit is used for unipolar binary operation and/or 2-quadrant multiplication. The code table is given in Table 1. Note that the polarity of the output is the inverse of the reference input.

In many applications, gain adjustment of the MX7543 will not be necessary. In those cases, and also when gain is trimmed but only at the reference source, resistors R1 and R2 in Figure 4 can be omitted. However, if the trims are desired and the DAC is to operate over a wide temperature range, then low tempco (<300ppm/°C) resistors should be used at R1 and R2.




Figure 3. MX7543 DAC Equivalent Circuit, All Digital Inputs HIGH




Figure 4. Unipolar Binary Operation

DIGITAL INPUT			
MSB		LSB	ANALOG OUTPUT
1 1 1 1	1 1 1 1	1 1 1 1	$-V_{REF}$ $\left(\frac{4095}{4096}\right)$
1000	0 0 0 0	0 0 0 0	$-V_{REF} \left(\frac{2048}{4096} \right) = -\frac{V_{REF}}{2}$
0000	0 0 0 0	0 0 0 1	$-V_{REF}$ $\left(\frac{1}{4096}\right)$
0 0 0 0	0 0 0 0	0 0 0 0	ov




Figure 5. Bipolar Operation (4-Quadrant Multiplication)

Table 2. Code Table— Bipolar (Offset Binary) Operation

DIGITAL INPUT			
MSB		LSB	ANALOG OUTPUT
1111	1111	1111	$+V_{REF}$ $\left(\frac{2047}{2048}\right)$
1000	0 0 0 0	0 0 0 1	$+V_{REF}\left(\frac{1}{2048}\right)$
1000	0 0 0 0	0 0 0 0	0 V
0 1 1 1	1111	1 1 1 1	$-V_{REF}\left(\frac{1}{2048}\right)$
0000	0 0 0 0	0000	$-V_{REF} \left(\frac{2048}{2048} \right)$

Bipolar Operation

With the circuit configuration in Figure 5, the MX7543 operates in the bipolar, or 4-quadrant multiplying mode. A second amplifier and three matched resistors are required. Matching to 0.01% is recommended for 12 bit performance. The code table for the output, which is "offset binary", is listed in Table 2. In multiplying applications, the MSB determines output polarity while the other 11 bits control amplitude.

To adjust the circuit, load the DAC with a code of 1000 0000 0000 and trim R1 for a 0V output. With R1 and R2 omitted, an alternative zero trim is to adjust the ratio of R3 and R4 for 0V out. Full scale can be trimmed by loading the DAC with all "zeros" or all "ones" and adjusting the amplitude of $V_{\rm REF}$ or varying R5 until the desired positive or negative output is obtained. If gain and offset trims are not required, R1 and R2 in Figure 5 can be omitted.

Interface Logic

Serial data is first loaded into the 12-bit Shift Register A, shown in the MX7543 functional diagram. Each bit of serial data appearing at pin SRI is clocked into Register A MSB first, by any one of the four strobe inputs. STB1, STB2, and STB4 all clock data into Shift Register A on the rising edge of the strobe pulse. STB3 clocks data into Register A on its falling edge. Table 3 illustrates the logic states for the control inputs. Figure 6 shows the timing diagram for the loading sequence.

Data is then transferred from Shift Register A into Register B by momentarily moving both LD1 and LD2, low.

Bringing $\dot{\text{CLR}}$ input low asynchronously resets Register B to 0000 0000 0000. This initializes the DAC output voltage to a known condition. With the unipolar circuit of Figure 4, a CLR results in a DAC output voltage of 0 volts. Using the bipolar circuit of Figure 5, momentarily bringing CLR low sets the DAC output voltage to its lowest value of -V_{REF}.




Figure 6. Timing Diagram

Table 3. MX7543 Truth Table

		MX754	3 Logic	inputs									
	Register A Control Inputs			Register B Control Inputs								MX7543 Operation	Notes
STB4	STB3	STB2	STB1	CLR	LD2	LD1							
0	1	0		Х	X	X	Data Appearing At SRI Strobed Into Register A	2, 3					
0	1		0	X	X	X	Data Appearing At SRI Strobed Into Register A	2, 3					
0	7	0	0	Х	Х	X	Data Appearing At SRI Strobed Into Register A	2. 3					
1	1	0	0	Х	Х	X	Data Appearing At SRI Strobed Into Register A	2, 3					
1	Х	X	X										
X	0	X	X				No Coordian (Register A)	3					
X	X	1	X				No Operation (Register A)	3					
X	Х	X	1										
				0	X	Х	Clear Register B To Code 0000 0000 0000 (Asynchronous Operation)	1, 3					
				1	1	X	No Occapios (Basistes B)	+					
				1	X	1	No Operation (Register B)	3					
				1	0	0	Load Register B With The Contents Of Register A	3					

Notes:

- 1 CLR 0 Asynchronously resets Register B to 0000 0000 0000, but has no effect on Register A.
- 2. Serial data is loaded into Register A MSB first, on edges shown f is positive edge is negative edge.
- 3. 0 = Logic LOW, 1 = Logic HIGH, X = Don't Care.

Application Information Output Amplifier Offset

For best linearity, OUT1 and OUT2 should be terminated exactly at 0V. In most applications OUT1 is connected to the summing junction of an inverting op-amp. The amplifier's input offset voltage can degrade the linearity of the DAC by causing OUT1 to be terminated to a non-zero voltage. The resulting error is:

Error Voltage = $V_{OS}(1 + R_{FB}/R_O)$,

where V_{OS} is the op-amp's offset voltage and R_O is the output resistance of the DAC. R_O is a function of the digital input code, and varies from approximately $15k\Omega$ to $45k\Omega$. The error voltage range is then typically $4/3V_{OS}$ to $2V_{OS}$, a change of $2/3V_{OS}$. An amplifier with 3mV of offset will therefore degrade the linearity by 2mV, almost a full LSB with a 10V reference voltage. For best linearity, a low-offset amplifier such as the MAX400 should be used, or the amplifier offset must be trimmed to zero. A good rule of thumb is that V_{OS} should be no more than 1/10 of an LSB's value.

The output amplifier input bias current (I_B) can also limit performance since $I_B \times R_{FB}$ generates an offset error, I_B should therefore be much less than the DAC output current for 1 LSB, typically 250nA with V_{REF} = 10V. One tenth of this value, 25nA, is recommended. Offset and linearity can also be impaired if the output amplifier's noninverting input is grounded through a "bias current compensation resistor". This resistor adds to offset at this pin and should not be used. Best performance is obtained when the noninverting input is directly connected to ground.

Dynamic Considerations

In static or DC applications, the AC characteristics of the output amplifier are not critical. In higher speed applications, where either the reference input is an AC signal or the DAC output must quickly settle to a new programmed value, the AC parameters of the output op-amp must be considered.

Another error source in dynamic applications is parasitic coupling of signal from the $V_{\rm REF}$ terminal to OUT1 or OUT2. This is normally a function of board layout and package lead-to-lead capacitance. Signals can also be injected into the DAC outputs when the digital inputs are switched. This digital feedthrough is usually dependent on circuit board layout and on-chip capacitive coupling. Layout induced feedthrough can be minimized with guard traces between digital inputs, $V_{\rm REF}$, and the DAC outputs.

Compensation

A compensation capacitor, C1, may be needed when the DAC is used with a high speed output amplifier. The purpose of the capacitor is to cancel the pole formed by the DAC's output capacitance and internal feedback resistance. Its value depends on the type of op-amp used but typical values range from 10 to 33pF. Too small a value causes output ringing while excess capacitance overdamps the output. The size of C1 can be minimized, and output settling performance improved, by keeping the PC board trace and stray capacitance at OUT1 as small as possible.

Grounding and Bypassing

Since OUT1, OUT2 and the output amp's noninverting inputs are sensitive to offset voltages, nodes that are to be grounded should be connected directly to "single point" ground through a separate, very low resistance (less than 0.2Ω) path. The current at OUT1 and OUT2 varies with input code, creating a code dependent error if these terminals are connected to ground (or a virtual ground) through a resistive path.

A 1 μ F bypass capacitor, in parallel with a 0.01 μ F ceramic capacitor, should be connected as close to the DAC's V_{DD} and GND pins as possible.

The MX7543 has high-impedance digital inputs. To minimize noise pick-up, they should be tied to either V_{DD} or GND when not used. It is also good practice to connect active inputs to V_{DD} or GND through high valued resistors (1M Ω) to prevent static charge accumulation if these pins are left floating, such as when a circuit card is left unconnected.

Chip Topography

