

**SCOPE: CMOS, BUFFERED, MULTIPLYING 8-BIT D/A CONVERTER**

| <u>Device Type</u> | <u>Generic Number</u> | <u>Circuit Function</u> |
|--------------------|-----------------------|-------------------------|
| 01                 | MX7524S(x)/883B       | DAC with .5 LSB         |
| 02                 | MX7524T(x)/883B       | DAC with .25 LSB        |
| 03                 | MX7524U(x)/883B       | DAC with .125 LSB       |

**Case Outline(s).** The case outlines shall be designated in Mil-Std-1835 and as follows:

| <u>Outline Letter</u> | <u>Mil-Std-1835</u>    | <u>Case Outline</u> | <u>Package Code</u> |
|-----------------------|------------------------|---------------------|---------------------|
| MAXIM SMD             |                        |                     |                     |
| Q E                   | GDIP1-T16 or CDIP2-T16 | 16 LEAD Cerdip      | J16                 |
| E 2                   | CQCC1-N20              | 20 LCC              | L20                 |

**Absolute Maximum Ratings:**

|                                          |                   |
|------------------------------------------|-------------------|
| $V_{DD}$ to GND .....                    | -.3V, +17V        |
| $V_{RFB}$ to GND .....                   | $\pm 25V$         |
| $V_{REF}$ to GND .....                   | $\pm 25V$         |
| Digital Input Voltage to GND .....       | -0.3V to $V_{DD}$ |
| $V_{OUT1}$ , $V_{OUT2}$ , 0 to GND ..... | -0.3V to $V_{DD}$ |

Lead Temperature (soldering, 10 seconds) ..... +300°C

Storage Temperature ..... -65°C to +150°C

Continuous Power Dissipation .....  $T_A = +70^\circ C$

16 pin Cerdip (derate 10mW/°C above +70°C) ..... 800mW

20 pin LCC (derate 9.1mW/°C above +70°C) ..... 727mW

Junction Temperature  $T_J$  ..... +150°C

Thermal Resistance, Junction to Case,  $\theta_{JC}$

16 pin Cerdip ..... 50°C/W

20 pin LCC ..... 20°C/W

Thermal Resistance, Junction to Ambient,  $\theta_{JA}$ :

16 pin Cerdip ..... 100°C/W

20 pin LCC ..... 110°C/W

**Recommended Operating Conditions**

|                                         |                 |
|-----------------------------------------|-----------------|
| Ambient Operating Range ( $T_A$ ) ..... | -55°C to +125°C |
| Supply Voltage Range ( $V_{DD}$ ) ..... | +5V to +15V     |

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TABLE 1. ELECTRICAL TESTS:**

| TEST                                | Symbol            | CONDITIONS<br>-55 °C ≤ T <sub>A</sub> ≤ +125 °C 1/<br>Unless otherwise specified | Group A<br>Subgroup | Device<br>type | Limits<br>Min | Limits<br>Max   | Units  |
|-------------------------------------|-------------------|----------------------------------------------------------------------------------|---------------------|----------------|---------------|-----------------|--------|
| <b>ACCURACY</b>                     |                   |                                                                                  |                     |                |               |                 |        |
| Resolution                          | RES               | V <sub>DD</sub> =+5V and V <sub>DD</sub> =+15V                                   | 1,2,3               | All            | 8.0           |                 | Bits   |
| Relative Accuracy                   | RA                | V <sub>DD</sub> =+5V                                                             | 1,2,3               | All            |               | ±0.5            | LSB    |
| Relative Accuracy                   | RA                | V <sub>DD</sub> =+15V                                                            | 1,2,3               | 01             |               | ±0.5            | LSB    |
|                                     |                   |                                                                                  | 1<br>2,3            | 02             |               | ±0.5<br>±0.25   |        |
|                                     |                   | V <sub>DD</sub> =+15V, T <sub>A</sub> =25°C, NOTE 2                              | 12                  | 02<br>03       |               | ±0.25<br>±0.125 |        |
|                                     |                   |                                                                                  | 1<br>2,3            | 03             |               | ±0.5<br>±0.125  |        |
| Gain Error NOTE 3                   | AE                | V <sub>DD</sub> =+5V                                                             | 1<br>2,3            | All            |               | ±1.0<br>±1.4    | %/FSR  |
| Gain Error NOTE 3                   | AE                | V <sub>DD</sub> =+15V                                                            | 1<br>2,3            | All            |               | ±0.5<br>±0.6    | %/FSR  |
| Power Supply Rejection              | PSRR              | V <sub>DD</sub> =+5V, ΔV <sub>DD</sub> =±10%                                     | 1<br>2,3            | All            |               | ±0.08<br>±0.16  | %/%    |
| Power Supply Rejection              | PSRR              | V <sub>DD</sub> =+15V, ΔV <sub>DD</sub> =±10%                                    | 1<br>2,3            | All            |               | ±0.02<br>±0.04  | %/%    |
| Output Leakage Current              | I <sub>OUT1</sub> | V <sub>DD</sub> =+5V<br>DB0-DB7=0V, WR=CS=0V                                     | 1<br>2,3            | All            |               | ±50<br>±400     | nA     |
| Output Leakage Current              | I <sub>OUT1</sub> | V <sub>DD</sub> =+15V<br>DB0-DB7=0V, WR=CS=0V                                    | 1<br>2,3            | All            |               | ±50<br>±200     | nA     |
| Output Leakage Current              | I <sub>OUT2</sub> | V <sub>DD</sub> =+5V<br>DB0-DB7=V <sub>DD</sub> , WR=CS=0V                       | 1<br>2,3            | All            |               | ±50<br>±400     | nA     |
| Output Leakage Current              | I <sub>OUT2</sub> | V <sub>DD</sub> =+15V<br>DB0-DB7=V <sub>DD</sub> , WR=CS=0V                      | 1<br>2,3            | All            |               | ±50<br>±200     | nA     |
| Input Resistance                    | R <sub>IN</sub>   | V <sub>DD</sub> =+5V and +15V                                                    | 1,2,3               | All            | 5             | 20              | kΩ     |
| Digital Input High Voltage          | V <sub>IH</sub>   | V <sub>DD</sub> =+5V<br>V <sub>DD</sub> =+15V                                    | 1,2,3               | All            | 2.4<br>13.5   |                 | V      |
| Digital Input Low Voltage           | V <sub>IL</sub>   | V <sub>DD</sub> =+5V<br>V <sub>DD</sub> =+15V                                    | 1,2,3               | All            |               | 0.8<br>1.5      | V      |
| Digital Input Leakage Current       | I <sub>IN</sub>   | V <sub>DD</sub> =+5V<br>V <sub>IN</sub> =0V or V <sub>DD</sub>                   | 1,2,3               | All            |               | ±1.0<br>±10     | μA     |
| Digital Input Leakage Current       | I <sub>IN</sub>   | V <sub>DD</sub> =+15V<br>V <sub>IN</sub> =0V or V <sub>DD</sub>                  | 1,2,3               | All            |               | ±1.0<br>±10     | μA     |
| Supply Current                      | I <sub>DD</sub>   | V <sub>DD</sub> =+5V<br>V <sub>DD</sub> =+15V                                    | 1,2,3               | All            |               | 2.0<br>2.0      | mA     |
| Supply Current                      | I <sub>DD</sub>   | V <sub>DD</sub> =+5V<br>V <sub>DD</sub> =+15V                                    |                     |                |               | 100<br>500      |        |
| Supply Current                      | I <sub>DD</sub>   | All digital inputs<br>V <sub>IL</sub> or V <sub>IH</sub>                         | 1,2,3               | All            |               |                 | μA     |
| Supply Current                      | I <sub>DD</sub>   | All digital inputs<br>0V or V <sub>DD</sub>                                      | 1,2,3               | All            |               |                 | μA     |
| Gain Temperature Coefficient NOTE 3 | TC <sub>AE</sub>  | V <sub>DD</sub> =+5V<br>V <sub>DD</sub> =+15V                                    | 1,2,3               | All            |               | ±40<br>±10      | ppm/°C |

| TEST                                         | Symbol                                 | CONDITIONS<br>-55 °C ≤ T <sub>A</sub> ≤ +125°C 1/<br>Unless otherwise specified                                                                                 | Group A<br>Subgroup | Device<br>type | Limits<br>Min | Limits<br>Max | Units |
|----------------------------------------------|----------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|----------------|---------------|---------------|-------|
| Feedthrough Error<br>NOTE 4, NOTE 5          | FT                                     | V <sub>DD</sub> =+5V or V <sub>DD</sub> =+15V,<br>V <sub>REF</sub> =+10V, 100kHz sinewave,<br>DB0-DB7=0V, $\overline{WR}=\overline{CS}=0V$                      | 4,5,6               | All            |               | 50            | mVp-p |
| Digital Input<br>Capacitance<br>NOTE 6       | C <sub>IN</sub>                        | V <sub>DD</sub> =+5V<br>V <sub>IN</sub> =0V, DB0-DB7<br>V <sub>DD</sub> =+15V                                                                                   | 4                   | All            |               | 5<br>20       | pF    |
| Digital Input<br>Capacitance<br>NOTE 6       | C <sub>IN</sub>                        | V <sub>DD</sub> =+5V<br>V <sub>IN</sub> =0V, $\overline{WR}$ , $\overline{CS}$<br>V <sub>DD</sub> =+15V                                                         | 4                   | All            |               | 5<br>20       | pF    |
| <b>ANALOG INPUTS</b>                         |                                        |                                                                                                                                                                 |                     |                |               |               |       |
| Digital Output<br>Capacitance<br>NOTE 6      | C <sub>OUT1</sub><br>C <sub>OUT2</sub> | V <sub>DD</sub> =+5V and 15V, $\overline{DB0-DB7}=\overline{V_{DD}}$ , $\overline{WR}=\overline{CS}=0V$                                                         | 4                   | All            |               | 120<br>30     | pF    |
| Digital Output<br>Capacitance<br>NOTE 6      | C <sub>OUT1</sub><br>C <sub>OUT2</sub> | V <sub>DD</sub> =+5V and 15V, $\overline{DB0-DB7}=0V$ , $\overline{WR}=\overline{CS}=0V$                                                                        | 4                   | All            |               | 30<br>120     | pF    |
| <b>TIMING</b>                                |                                        |                                                                                                                                                                 |                     |                |               |               |       |
| Chip select to write<br>setup time<br>NOTE 7 | t <sub>CS</sub>                        | V <sub>DD</sub> =+5V<br>V <sub>DD</sub> =+15V                                                                                                                   | 9,10,11             | All            | 240<br>150    |               | ns    |
| Chip select to write<br>hold time<br>NOTE 7  | t <sub>CH</sub>                        | V <sub>DD</sub> =+5V<br>V <sub>DD</sub> =+15V                                                                                                                   | 9,10,11             | All            | 0             |               | ns    |
| Write pulse width<br>NOTE 7                  | t <sub>WR</sub>                        | V <sub>DD</sub> =+5V, t <sub>CS</sub> ≥ t <sub>WR</sub> , t <sub>CH</sub> ≥ 0<br>V <sub>DD</sub> =+15V, t <sub>CS</sub> ≥ t <sub>WR</sub> , t <sub>CH</sub> ≥ 0 | 9,10,11             | All            | 240<br>150    |               | ns    |
| Data setup time<br>NOTE 7                    | t <sub>DS</sub>                        | V <sub>DD</sub> =+5V<br>V <sub>DD</sub> =+15V                                                                                                                   | 9,10,11             | All            | 170<br>100    |               | ns    |
| Data hold time<br>NOTE 7                     | t <sub>DH</sub>                        | V <sub>DD</sub> =+5V<br>V <sub>DD</sub> =+15V                                                                                                                   | 9,10,11             | All            | 10<br>10      |               | ns    |
| Output Current<br>Settling Time<br>NOTE 4, 8 | t <sub>SL</sub>                        | V <sub>DD</sub> =+5V<br>V <sub>DD</sub> =+15V                                                                                                                   | 9,10,11             | All            |               | 500<br>350    | ns    |

NOTE 1: V<sub>OUT1</sub>=V<sub>OUT2</sub>=0V; V<sub>REF</sub>=+10V, unless otherwise specified.

NOTE 2: Optional Subgroup 12 is used for grading and part selection at +25°C.

NOTE 3: Measured using internal feedback RFB and includes effect of leakage current and gain TC.

NOTE 4: Guaranteed, if not tested.

NOTE 5: Feedthrough error can be reduced by connecting the metal lid to ground.

NOTE 6: Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance.

NOTE 7: Timing in accordance with Write Cycle Timing Diagram in Commercial Datasheet.  $\overline{DB0-DB7}$

NOTE 8: ROUT1 load=100Ω, CEXT=13pF. DB0-DB7=0V to V<sub>DD</sub> or V<sub>DD</sub> to 0V,  $\overline{WR}$ ,  $\overline{CS}$ =0V.  
Extrapolated: tS(±1/2LSB)=tpD+6.2T, where T=the measured first time constant of the final RC delay.

**MODE SELECTION TABLE:**

| $\overline{\text{CS}}$ | $\overline{\text{WR}}$ | MODE  | DAC Response                                                                                                                           |
|------------------------|------------------------|-------|----------------------------------------------------------------------------------------------------------------------------------------|
| L                      | L                      | Write | DAC responds to data bus (DB0-DB7) inputs                                                                                              |
| H                      | X                      | Hold  | Data bus (DB0-DB7) is locked out; DAC holds last data present when $\overline{\text{WR}}$ or $\overline{\text{CS}}$ assumed HIGH state |
| X                      | H                      | Hold  |                                                                                                                                        |

L = Low state, H = High state, X = Don't care

**ORDERING INFORMATION:**

|    | Package       | Pkg. Code | Maxim Part Number | SMD Number     |
|----|---------------|-----------|-------------------|----------------|
| 01 | 16 pin CERDIP | J16       | MX7524SQ/883B     | 5962-8770001EA |
| 01 | 20 pin LCC    | L20       | MX7524SE/883B     | 5962-87700012C |
| 02 | 16 pin CERDIP | J16       | MX7524TQ/883B     | 5962-8770002EA |
| 02 | 20 pin LCC    | L20       | MX7524TE/883B     | 5962-87700022C |
| 03 | 16 pin CERDIP | J16       | MX7524UQ/883B     | 5962-8770003EA |
| 03 | 20 pin LCC    | L20       | MX7524UE/883B     | 5962-87700032C |

**TERMINAL CONNECTIONS:**

|     | J16                    | L20                    |
|-----|------------------------|------------------------|
| Pin |                        |                        |
| 1   | OUT1                   | NC                     |
| 2   | OUT2                   | OUT1                   |
| 3   | GND                    | OUT2                   |
| 4   | DB7(MSB)               | GND                    |
| 5   | DB6                    | DB7(MSB)               |
| 6   | DB5                    | NC                     |
| 7   | DB4                    | DB6                    |
| 8   | DB3                    | DB5                    |
| 9   | DB2                    | DB4                    |
| 10  | DB1                    | DB3                    |
| 11  | DB0(LSB)               | NC                     |
| 12  | $\overline{\text{CS}}$ | DB2                    |
| 13  | $\overline{\text{WR}}$ | DB1                    |
| 14  | $V_{DD}$               | DB0(LSB)               |
| 15  | VREF                   | $\overline{\text{CS}}$ |
| 16  | RFB                    | NC                     |
| 17  |                        | $\overline{\text{WR}}$ |
| 18  |                        | $V_{DD}$               |
| 19  |                        | VREF                   |
| 20  |                        | RFB                    |

## QUALITY ASSURANCE

Sampling and inspection procedures shall be in accordance with MIL-Prf-38535, Appendix A as specified in Mil-Std-883.

Screening shall be in accordance with Method 5004 of Mil-Std-883. Burn-in test Method 1015:

1. Test Condition, A, B, C, or D.
2. TA = +125°C minimum.
3. Interim and final electrical test requirements shall be specified in Table 2.

Quality conformance inspection shall be in accordance with Method 5005 of Mil-Std-883, including Groups A, B, C, and D inspection.

Group A inspection:

1. Tests as specified in Table 2.
2. Selected subgroups in Table 1, Method 5005 of Mil-Std-883 shall be omitted.

Group C and D inspections:

- a. End-point electrical parameters shall be specified in Table 1.
- b. Steady-state life test, Method 1005 of Mil-Std-883:
  1. Test condition A, B, C, D.
  2. TA = +125°C, minimum.
  3. Test duration, 1000 hours, except as permitted by Method 1005 of Mil-Std-883.

**TABLE 2. ELECTRICAL TEST REQUIREMENTS**

| Mil-Std-883 Test Requirements                                | Subgroups<br>per Method 5005, Table 1 |
|--------------------------------------------------------------|---------------------------------------|
| Interim Electric Parameters<br>Method 5004                   | 1                                     |
| Final Electrical Parameters<br>Method 5005                   | 1*, 2, 3                              |
| Group A Test Requirements<br>Method 5005                     | 1, 2, 3, 4, 5, 6, 9, 10**, 11**, 12   |
| Group C and D End-Point Electrical Parameters<br>Method 5005 | 1                                     |

\* PDA applies to Subgroup 1 only.

\*\* Subgroups 10 and 11, if not tested shall be guaranteed to the limits specified in Table 1.