


C-MOS (128 K × 18)-BIT SYNCBURST SRAM
—TOP VIEW—



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	—	NC	26	—	GND	51	—	NC	76	—	GND
2	—	NC	27	—	V _{DD}	52	—	NC	77	—	V _{DD}
3	—	NC	28	—	NC	53	—	NC	78	—	NC
4	—	V _{DD}	29	—	NC	54	—	V _{DD}	79	—	NC
5	—	GND	30	—	NC	55	—	GND	80	I	A10
6	—	NC	31	I	MODE	56	—	NC	81	I	A9
7	—	NC	32	I	A5	57	—	NC	82	I	A8
8	I/O	DQ9	33	I	A4	58	I/O	DQ1	83	I	<u>ADV</u>
9	I/O	DQ10	34	I	A3	59	I/O	DQ2	84	I	<u>ADSP</u>
10	—	GND	35	I	A2	60	—	GND	85	I	<u>ADSC</u>
11	—	V _{DD}	36	I	A1	61	—	V _{DD}	86	I	<u>OE</u>
12	I/O	DQ11	37	I	A0	62	I/O	DQ3	87	I	<u>BWE</u>
13	I/O	DQ12	38	—	GND	63	I/O	DQ4	88	I	<u>GW</u>
14	—	GND	39	—	GND	64	I	ZZ	89	I	CLK
15	—	V _{DD}	40	—	GND	65	—	V _{DD}	90	—	GND
16	—	NC	41	—	V _{DD}	66	—	NC	91	—	V _{DD}
17	—	GND	42	—	GND	67	—	GND	92	I	<u>CE2</u>
18	I/O	DQ13	43	—	GND	68	I/O	DQ5	93	I	<u>WEL</u>
19	I/O	DQ14	44	I	A15	69	I/O	DQ6	94	I	<u>WEH</u>
20	—	V _{DD}	45	I	A14	70	—	V _{DD}	95	—	NC
21	—	GND	46	I	A13	71	—	GND	96	—	NC
22	I/O	DQ15	47	I	A12	72	I/O	DQ7	97	I	<u>CE2</u>
23	I/O	DQ16	48	I	A11	73	I/O	DQ8	98	I	<u>CE</u>
24	I/O	DQP2	49	I	A16	74	I/O	DQP1	99	I	A7
25	—	NC	50	—	NC	75	—	NC	100	I	A6

INPUT

A0 - A16 : SYNCHRONOUS ADDRESS
ADSC : SYNCHRONOUS ADDRESS STATUS CONTROLLER
ADSP : SYNCHRONOUS ADDRESS STATUS PROCESSOR
ADV : SYNCHRONOUS ADDRESS ADVANCE
BWE : BYTE WRITE ENABLE
CE, CE2 : SYNCHRONOUS CHIP ENABLE
CLK : CLOCK
GW : GLOBAL WRITE
MODE : LINEAR BURST/INTERLEAVED BURST SELECT
OE : OUTPUT ENABLE
WEH, WEL : SYNCHRONOUS BYTE WRITE ENABLES
ZZ : SNOOZE ENABLE

INPUT/OUTPUT

DQ1 - DQ16 : SRAM DATA
DQP1, DQP2 : PARITY DATA

