OKI semiconductor

MSM16912

2048-BIT SERIAL E2PROM


FEATURES

- · CMOS Floating Gate Technology
- · Single +5-volt supply
- · Eight pin plastic package
- 128 x 16 or 256 x 8 user selectable serial memory
- Compatible with GI5912

- Self timed programming cycle with Auto-Erase
- · Word and chip erasable
- Operating range 0°C to 70°C
- · 10,000 erase/write cycles
- · 10 year data retention

PIN CONFIGURATION (TOP VIEW)

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTIONS					
CS CLK DI DO Vcc RDY/BUSY GND	Chip Select Clock Input Serial Data Input Serial Data Output +5 V Power Supply Status Output Ground	ORG	Memory Array Organization Selection Input. When the ORG pin is connected to +5 V, the 128 x 16 organization is selected. When it is connected to ground, the 256 x 8 organization is selected. If the ORG pin is left unconnected, an internal pull-up device selects the 128 x 16 organization.		

INSTRUCTION SET							
Instruction	Start	Onnodo	Addr	Address		ta	Comments
mstruction	Bit	Opcode	256 x 8	128 x16	256 x 8	128 x16	Comments
READ	1	1000	A ₇ - A ₀	$A_6 - A_0$			Read Address A _N – A ₀
PROGRAM	1	x100	$A_7 - A_0$	$A_6 - A_0$	D ₇ - D ₀	D ₁₅ D ₀	Program Address A _N – A ₀
PEN	1	0011	00000000	0000000			Program Enable
PDS	1	0000	00000000	0000000			Program Disable
ERAL	1	0010	00000000	0000000			Erase All Addresses
WRAL	1	0001	00000000	0000000	D ₇ – D ₀	D ₁₅ D ₀	Write All Addresses

DI/DO: The Data In and Data Out pins can be tied together, however bus contention can occur if A0 is held at a high level during the required dummy bit (logical 0) that precedes the read operation. Under these conditions, the voltage level on the Data Out pin is undefined and depends on the relative impedance between the signal source driving A0 and the Data Out pin. The higher the current sourcing capability of the signal driving A0, the higher the voltage level is on the Data Out pin.

Power-On Data Protection Circuitry: During power-up, all modes of operation are inhibited until Vcc reaches a level of between 2.8 and 3.5 volts. During power-down, the source data protection circuitry inhibits all modes when Vcc falls below the voltage range of 2.8 to 3.5 volts.

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Conditions	Value	Unit
Supply Voltage	V _{cc}		-0.3 ~ 7	٧
Input Voltage	V _I	Ta = 25°C	-0.3 ~ V _{CC} + 0.3	V
Output Voltage	Vo		-0.3 ~ V _{CC} + 0.3	V
Storage Temperature	T _{STG}		-55 ~ + 150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

Parameter	Symbol	Conditions	Range	Unit
Supply Voltage	V _{cc}	_	5 ± 10%	٧
Temperature Range	Та	-	0 ~ 70	°C
Data Hold Temperature	Ta	_	0 ~ 70	°C

DC CHARACTERISTICS

(Vcc = 4.5V to 5.5V, $Ta = 0^{\circ}C \sim 70^{\circ}C$, unless otherwise specified.)


		Conditions	Value		Unit	Notes
Parameter	Symbol	Conditions	Min	Max	Onn	Notes
Supply Voltage	Vcc	_	4.5	5.5	٧	
	I _{CC1}	V _{CC} = 5.0 V CS = 1	_	3	mA	
Power Supply Current	I _{CC2}	V _{CC} = 5.5 V CS, CLK, DI = 0V D0, ORG = OPEN	-	100	μА	
"L" Input Voltage	V _{IL}	_	-0.1	0.8	V	
"H" Input Voltage	V _{IH}	_	2.0	Vcc+1	٧	
N. T. C	Vol	TTL I _{OL} = 2.1 mA	_	0.4	٧	
"L" Output Voltage	VOL	CMOS I _{OL} = 100 μA	_	0.1	٧	
	ļ.,	TTL I _{OH} = -400 μA	2.4	_	٧	
"H" Output Voltage	V _{OH}	CMOS I _{OH} = -100 μA	V _{CC} -0.5	_	V	
Input Leakage Current	Lu	V _{in} = 5.5 V	_	10	μA	
Output Leakage Current	110	V _{out} = 5.5 V CS = 0	-	10	μA	

AC CHARACTERISTICS

(Vcc = 4.5V to 5.5V, $Ta = 0^{\circ}C \sim 70^{\circ}C$, unless otherwise specified.)

	Symbol Condition	Conditions	Value			Hoit	Notes
Parameter	Symbol	Conditions	Min	Тур	Max		Notes
CLK Frequency	folk	-	0	1	1	MHz	
CS Setup Time Referenced to CLK Falling	t css	-	50	-	_	ns	
CS Hold Time Referenced to CLK Rising	t csH		100		_	ns	
DI Setup Time Referenced to CLK Rising	t DIS	-	100	_	-	ns	_
DI Hold Time Referenced to CLK Rising	t DIH	-	100	_	_	ns	
CLK Pulse High Time	t _{CPH}	_	250		_	ns	
CLK Pulse Low Time	t CPL		250	_		ns	
Delay Time of DO Rising Referenced to					500	ns	1
CLK Rising	t PD1				300	113	<u> </u>
Delay Time of DO Falling Referenced to					500	ns	,
CLK Rising	t PD0				300	115	<u> </u>
"L" Time of Status (Programming Time)	t _P	_	_		10	ms	

Note 1: Condition: $C_L = 100 pF$ and $V_{OL}/OH = 0.8/2.0$








Figure 2. READ

Organization	An	D _N
256 x 8	Α7	D ₇
128 x 16	A 6	D ₁₅

The READ instruction is the only instruction that outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the memory register to a serial-out shift register. A dummy bit (logical 0) procedes the data output string. The output data changes during the high states of the system clock.




Figure 3. PROGRAM

Organization	An	DN
256 x 8	A 7	D ₇
128 x 16	A 6	D ₁₅

The program instruction is followed by either 8 or 16 bits of data, which are written into the specified address.

After the last data bit (D0) is shifted into the data register, the contents of the specified address are erased and the new data is written to the same address.

During the automatic erase/write sequence, the RDY/BUSY output goes low for the duration of the automatic programming cycle, as indicated by tp.

During a program cycle, the internal erase and write operations occur automatically and are self-timed on the device. A single memory location can be erased by programming that address with all 1's.





Figure 4. PEN (Program Enable) and PDS (Program Disable)

Programming must be preceded once by a programming enable (PEN) instruction. Programming remains enabled until a programming disable (PDS) instruction is executed. The programming disable instruction prevents an accidental loss of data. Execution of a READ instruction is independent of both PEN and PDS instructions.



All specifications and details published are subject to change without notice.





Figure 6. WRAL (Write All) Mode (256 x 8)



WRAL (Write All) Mode (128 x 16)

Organization	An	DN
256 x 8	A 7	D ₇
128 x 16	Α6	D ₁₅

The Write All (WRAL) instruction writes to all registers simultaneously. The registers must be erased before performing a WRAL instruction. After a WRAL instruction is shifted in, the RDY/BUSY pin goes low and the self timed write sequence starts. The RDY/BUSY pin is a status indicator. It remains low while the chip is programming. It goes high after all bits of the array are set to their proper values.