# **OKI** semiconductor

# MSM16911

### 1,024-BIT SERIAL E2PROM


#### **FEATURES**

- CMOS Floating Gate Technology
- Single +5-volt supply
- · Eight pin plastic package
- 64 x 16 or 128 x 8 user selectable serial memory
- · Compatible with GI5911

- Self timed programming cycle with Auto-Erase
- · Word and chip erasable
- Operating range 0°C to 70°C
- 10,000 erase/write cycles
- · 10 year data retention

#### PIN CONFIGURATION (TOP VIEW)

#### **FUNCTIONAL BLOCK DIAGRAM**



PIN FUNCTIONS						
CS CLK DI DO Vcc RDY/BUSY GND	Chip Select Clock Input Serial Data Input Serial Data Output +5 V Power Supply Status Output Ground	ORG	Memory Array Organization Selection Input. When the ORG pin is connected to +5 V the 64 x 16 organization is selected. When it is connected to ground the 128 x 8 organization is selected. If the ORG pin is left unconnected, an internal pull-up device selects the 64 x 16 organization.			

761

Instruction	Start Opcode		Address		Data		Comments	
instruction			128 x 8	64 x16	128 x 8	64 x16		
READ	1	1000	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>			Read Address A <sub>N</sub> - A <sub>0</sub>	
PROGRAM	1	x100	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Program Address A <sub>N</sub> – A <sub>0</sub>	
PEN	1	0011	0000000	000000			Program Enable	
PDS	1	0000	0000000	000000		•	Program Disable	
ERAL	1	0010	0000000	000000			Erase All Addresses	
WRAL	1	0001	0000000	000000	$D_7 - D_0$	D <sub>15</sub> - D <sub>0</sub>	Write All Addresses	

**DI/DO:** The Data In and Data Out pins can be tied together, however bus contention can occur if A0 is held at a high level during the required dummy bit (logical 0) that precedes the read operation. Under these conditions, the voltage level on the Data Out pin is undefined and depends on the relative impedance between the signal source driving A0 and the Data Out pin. The higher the current sourcing capability of the signal driving A0, the higher the voltage level is on the Data Out pin.

**Power-On Data Protection Circuitry:** During power-up all modes of operation are inhibited until Vcc reaches a level of approximately 3.0 volts. During power-down the source data protection circuitry acts to inhibit all modes when Vcc falls below the voltage range of approximately 3.0 volts.

# ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATING

Rating	Symbol	Conditions	Value	Unit	
Supply Voltage	V <sub>cc</sub>		<b>-0.3</b> ~ 7	٧	
Input Voltage	Vı	Ta = 25°C	-0.3 ~ V <sub>CC</sub> + 0.3	\ \ \	
Output Voltage	Vo		-0.3 ~ V <sub>CC</sub> + 0.3	٧	
Storage Temperature	T <sub>STG</sub>		−55 ~ + 150	°C	

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

## RECOMMENDED OPERATING RANGE

Parameter	Symbol	Conditions	Range	Unit
Supply Voltage	V <sub>CC</sub>	-	5 ± 10%	V
Temperature Range	Та	_	0 ~ 70	°C
Data Hold Temperature	Та	-	0 ~ 70	°C

762

#### DC CHARACTERISTICS

(Vcc = 4.5V to 5.5V, Ta =  $0^{\circ}$ C ~  $70^{\circ}$ C, unless otherwise specified.)


Parameter	Symbol	Conditions	Value		11-14	Notes
	Symbol	Conditions	Min	Min Max		
Supply Voltage	Vcc	<del>-</del> .	4.5	5.5	V	
	I <sub>CC1</sub>	V <sub>CC</sub> = 5.0 V CS = 1		3	mA	
Power Supply Current	I cc2	V <sub>CC</sub> = 5.5 V CS, CLK, DI = 0V DO, ORG = OPEN	_	100	μА	
"L" Input Voltage	V <sub>IL</sub>	_	~0.1	0.8	٧	
"H" Input Voltage	VIH	_	2.0	Vcc+1	V	-
"L" Output Voltage	V <sub>OL</sub>	TTL I <sub>OL</sub> = 2.1 mA	-	0.4	٧	
		CMOS I <sub>OL</sub> = 100 µA	-	0.1	٧	
"H" Output Voltage	V <sub>OH</sub>	TTL I <sub>OH</sub> = -400 μA	2.4	-	٧	
		CMOS I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.5	-	٧	
Input Leakage Current	lμ	V <sub>in</sub> = 5.5 V	_	10	μΑ	
Output Leakage Current	Lο	V <sub>out</sub> = 5.5 V CS = 0	_	10	μΑ	


#### **AC CHARACTERISTICS**

(Vcc = 4.5V to 5.5V, Ta =  $0^{\circ}$ C ~  $70^{\circ}$ C, unless otherwise specified.)

Parameter	Symbol	Conditions	Value			11-11	
- Far anieter			Min	Тур	Max	Olin	Notes
CLK Frequency	f CLK	_	0	_	250	kHz	_
CS Setup Time Referenced to CLK Falling	tcss	_	0.2	-	_	μs	-
CS Hold Time Referenced to CLK Rising	t csh	_	0.1	-	-	μs	_
DI Setup Time Referenced to CLK Rising	t DIS	_	0.4	-	-	μs	-
DI Hold Time Referenced to CLK Rising	t <sub>DIH</sub>	-	0.4		_	μs	_
CLK Pulse High Time	t CPH	-	1.0	_	_	μs	_
CLK Pulse Low Time	t CPL	_	1.0	_	_	μs	-
Delay Time of DO Rising Referenced to							
CLK Rising	t <sub>PD1</sub>	-		_	2.0	μs	1
Delay Time of DO Falling Referenced to							
CLK Rising	t <sub>PD0</sub>	_	-	_	2.0	μs	1
"L" Time of Status (Programming Time)	tр	-	_	_	10	ms	

Note 1: Condition:  $C_L = 100 pF$  and  $V_{OL}/OH = 0.8/2.0$ 





The READ instruction is the only instruction that outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the memory register to a serial-out shift register. A dummy bit (logical 0) procedes the data output string. The output data changes during the high states of the system clock.




Figure 3. PROGRAM


Organization	An	DN
128 x 8	A 6	D <sub>7</sub>
64 x 16	A 5	D <sub>15</sub>

The program instruction is followed by either 8 or 16 bits of data, which are written into the specified address.

After the last data bit (D0) is shifted into the data register the contents of the specified address are erased and the new data is written to the same address.


During the automatic erase/write sequence the RDY/BUSY output goes low for the duration of the automatic programming cycle as indicated by tp.

During a program cycle the internal erase and write operations occur automatically and are self-timed on the device. A single memory location can be erased by programming that address with all 1's.




766





Entire chip erasing is implemented with the ERAL (erase all registers) instruction. Erasing the chip means that all registers in the memory array have each bit set to 1.

All specifications and details published are subject to change without notice.



Organization	An	D <sub>N</sub>
128 x 8	A 6	D <sub>7</sub>
64 x 16	A 5	D <sub>15</sub>

The Write All (WRAL) instruction writes to all registers simultaneously. The registers must be erased before performing a WRAL instruction. After a WRAL instruction is shifted in, the RDY/BUSY pin goes low and the self timed write sequence starts. The RDY/BUSY pin is a status indicator. It remains low while the chip is programming. It goes high after all bits of the array are set to their proper values.