# The RF MOSFET Line

# RF Power Field-Effect Transistors

# N-Channel Enhancement-Mode

... designed for broadband commercial and military applications using single ended circuits at frequencies to 400 MHz. The high power, high gain and broadband performance of each device makes possible solid state transmitters for FM broadcast or TV channel frequency bands.

· Guaranteed Performance

MRF175LV @ 28 V, 225 MHz ("V" Suffix)

Output Power — 100 Watts

Power Gain — 14 dB Typ

Efficiency — 65% Typ


MRF175LU @ 28 V, 400 MHz ("U" Suffix)

Output Power — 100 Watts

Power Gain — 10 dB Typ


Efficiency — 55% Typ

- 100% Ruggedness Tested At Rated Output Power
- Low Thermal Resistance
- Low C<sub>rss</sub> 20 pF Typ @ V<sub>DS</sub> = 28 V



# MRF175LU MRF175LV

100 W, 28 V, 400 MHz N-CHANNEL BROADBAND RF POWER FETs



#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	65	Vdc
Gate-Source Voltage	VGS	±40	Vdc
Drain Current — Continuous	ΙD	13	Adc
Total Device Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	270 1.54	Watts W/°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Operating Junction Temperature	TJ	200	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.65	°C/W

**Handling and Packaging** — MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (VGS = 0, ID = 50 mA)	V(BR)DSS	65	_	_	Vdc
Zero Gate Voltage Drain Current (VDS = 28 V, VGS = 0)	IDSS	_	_	2.5	mAdc
Gate-Body Leakage Current (VGS = 20 V, VDS = 0)	I <sub>GSS</sub>	_	_	1.0	μAdc


(continued)





# **ELECTRICAL CHARACTERISTICS** — **continued** ( $T_C = 25^{\circ}C$ unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
ON CHARACTERISTICS			•	•	
Gate Threshold Voltage (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 100 mA)	VGS(th)	1.0	3.0	6.0	Vdc
Drain–Source On–Voltage (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5.0 A)	V <sub>DS(on)</sub>	_	_	1.5	Vdc
Forward Transconductance (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 2.5 A)	9fs	2.0	3.0	_	mhos
DYNAMIC CHARACTERISTICS					
Input Capacitance (V <sub>DS</sub> = 28 V, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	_	180	_	pF
Output Capacitance (V <sub>DS</sub> = 28 V, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>oss</sub>	_	200	_	pF
Reverse Transfer Capacitance (V <sub>DS</sub> = 28 V, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>rss</sub>	_	20	_	pF
FUNCTIONAL CHARACTERISTICS — MRF175LV (Figure 1)					
Common Source Power Gain (V <sub>DD</sub> = 28 Vdc, P <sub>Out</sub> = 100 W, f = 225 MHz, I <sub>DQ</sub> = 100 mA)	G <sub>ps</sub>	12	14	_	dB
Drain Efficiency (V <sub>DD</sub> = 28 Vdc, P <sub>Out</sub> = 100 W, f = 225 MHz, I <sub>DQ</sub> = 100 mA)	η	55	65	_	%
Electrical Ruggedness (V <sub>DD</sub> = 28 Vdc, P <sub>out</sub> = 100 W, f = 225 MHz, I <sub>DQ</sub> = 100 mA, VSWR 30:1 at all Phase Angles)	Ψ	No Degradation in Output Power			
FUNCTIONAL CHARACTERISTICS — MRF175LU (Figure 2)					
Common Source Power Gain (V <sub>DD</sub> = 28 Vdc, P <sub>Out</sub> = 100 W, f = 400 MHz, I <sub>DQ</sub> = 100 mA)	G <sub>ps</sub>	8.0	10	_	dB
Drain Efficiency (V <sub>DD</sub> = 28 Vdc, P <sub>Out</sub> = 100 W, f = 400 MHz, I <sub>DQ</sub> = 100 mA)	η	50	55	_	%
Electrical Ruggedness (V <sub>DD</sub> = 28 Vdc, P <sub>out</sub> = 100 W, f = 400 MHz, I <sub>DQ</sub> = 100 mA, VSWR 30:1 at all Phase Angles)	Ψ	No Degradation in Output Power			



C1, C2, C8 — Arco 463 or Equivalent C3, C7 — 25 pF Unelco Cap

C4 — 1000 pF Chip Cap

 $C5 - 0.01 \, \mu F \, Chip \, Cap$ 


C6 — 250 pF Unelco Cap

C9 — Arco 462 or Equivalent

C10 — 1000 pF ATC Chip Cap


 $C11 - 10 \, \mu F \, 100 \, V \, Electrolytic$ 

L1 — Hairpin Inductor #18 Wire



L2 — Stripline Inductor 0.200" x 0.500"

L3 — Hairpin Inductor #16 Wire




L4 — 2 Turns #16 Wire 5/16" ID

RFC1 — VK200-4B

R1 — 1.0 k 1/4 W Resistor R2 — 100  $\Omega$  Resistor

Figure 1. 225 MHz Test Circuit



C1, C8 — 270 pF ATC Chip Cap C2, C4, C6, C7 — 1.0–20 pF Trimmer Cap C3 — 15 pF Mini Unelco Cap C5 — 33 pF Mini Unelco Cap C9, C10, C12 — 0.1  $\mu$ F Ceramic Cap C11, C14 — 680 pF Feed Thru Cap C13 — 50  $\mu$ F Tantalum Cap

D1 — 1N5352 Zener Diode L1 — Hairpin Inductor #18 Wire

0.25"

L2 — 12 Turns #18 Wire 0.450" ID L3 — Ferroxcube VK200 20/4B R1 — 10 k 1/4 W Resistor

R2 — 10 k Variable Resistor

R3 — 1.5 k 1/4 W Resistor

Z1 — Microstrip Line 0.950" x 0.250"

Z2 — Microstrip Line 1" x 0.250"

Z3 — Microstrip Line 0.550" x 0.250" Board Material — 0.062" Teflon —

fiberglass,  $\varepsilon_{\Gamma}$  = 2.56, 1 oz. copper

clad both sides

Figure 2. 400 MHz Test Circuit

# TYPICAL CHARACTERISTICS




Figure 3. Common Source Unity Current Gain Frequency versus Drain Current

Figure 4. DC Safe Operating Area

# **TYPICAL CHARACTERISTICS**




Figure 5. Drain Current versus Gate Voltage (Transfer Characteristics)

Figure 6. Gate-Source Voltage versus Case Temperature




Figure 7. Capacitance versus Drain-Source Voltage

### **TYPICAL CHARACTERISTICS**




Figure 8. Output Power versus Supply Voltage

Figure 9. Output Power versus Supply Voltage





Figure 10. Power Gain versus Frequency

Figure 11. Output Power versus Input Power

#### INPUT AND OUTPUT IMPEDANCE



 $V_{DD} = 28 \text{ V}, I_{DQ} = 100 \text{ mA},$  $(P_{out} = 100 \text{ W})$ 

f MHz	Z <sub>in</sub> Ohms	Z <sub>OL</sub> * Ohms
30	2.80 - j4.00	3.65 – j1.30
100	1.40 – j2.80	2.60 – j1.50
150	1.10 – j1.90	2.10 – j1.40
175	1.00 – j1.25	1.80 – j1.20
225	0.95 – j0.65	1.50 – j0.80
300	0.95 + j0.20	1.35 – j0.30
400	1.05 + j1.15	1.45 + j0.55

Z<sub>OL</sub>\* = CONJUGATE OF THE OPTIMUM LOAD IMPEDANCE INTO WHICH THE DEVICE OUTPUT OPERATES AT A GIVEN OUTPUT POWER, VOLTAGE AND FREQUENCY.


#### RF POWER MOSFET CONSIDERATIONS

#### MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between the terminals. The metal oxide gate structure determines the capacitors from gate—to—drain ( $C_{gd}$ ), and gate—to—source ( $C_{gs}$ ). The PN junction formed during the fabrication of the FET results in a junction capacitance from drain—to—source ( $C_{ds}$ ).

These capacitances are characterized as input ( $C_{ISS}$ ), output ( $C_{OSS}$ ) and reverse transfer ( $C_{ISS}$ ) capacitances on data sheets. The relationships between the inter–terminal capacitances and those given on data sheets are shown below. The  $C_{ISS}$  can be specified in two ways:

- 1. Drain shorted to source and positive voltage at the gate.
- 2. Positive voltage of the drain in respect to source and zero volts at the gate. In the latter case the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



# **LINEARITY AND GAIN CHARACTERISTICS**

In addition to the typical IMD and power gain data presented, Figure 3 may give the designer additional information on the capabilities of this device. The graph represents the small signal unity current gain frequency at a given drain cur-

rent level. This is equivalent to  $f_T$  for bipolar transistors. Since this test is performed at a fast sweep speed, heating of the device does not occur. Thus, in normal use, the higher temperatures may degrade these characteristics to some extent.

#### **DRAIN CHARACTERISTICS**

One figure of merit for a FET is its static resistance in the full—on condition. This on—resistance, VDS(on), occurs in the linear region of the output characteristic and is specified under specific test conditions for gate—source voltage and drain current. For MOSFETs, VDS(on) has a positive temperature coefficient and constitutes an important design consideration at high temperatures, because it contributes to the power dissipation within the device.

# **GATE CHARACTERISTICS**

The gate of the FET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The input resistance is very high — on the order of 10<sup>9</sup> ohms — resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage slightly in excess of the gate-to-source threshold voltage, VGS(th).

**Gate Voltage Rating** — Never exceed the gate voltage rating. Exceeding the rated V<sub>GS</sub> can result in permanent damage to the oxide layer in the gate region.

**Gate Termination** — The gates of these devices are essentially capacitors. Circuits that leave the gate open–circuited or floating should be avoided. These conditions can result in turn–on of the devices due to voltage build–up on the input capacitor due to leakage currents or pickup.

**Gate Protection** — These devices do not have an internal monolithic zener diode from gate—to—source. If gate protection is required, an external zener diode is recommended.

Using a resistor to keep the gate—to—source impedance low also helps damp transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate—drain capacitance. If the gate—to—source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate—threshold voltage and turn the device on.

#### HANDLING CONSIDERATIONS

When shipping, the devices should be transported only in antistatic bags or conductive foam. Upon removal from the packaging, careful handling procedures should be adhered to. Those handling the devices should wear grounding straps and devices not in the antistatic packaging should be kept in metal tote bins. MOSFETs should be handled by the case and not by the leads, and when testing the device, all leads should make good electrical contact before voltage is applied. As a final note, when placing the FET into the system it is designed for, soldering should be done with a grounded iron.

#### **DESIGN CONSIDERATIONS**

The MRF175L is a RF power N-channel enhancement mode field-effect transistor (FETs) designed for HF, VHF and UHF power amplifier applications. Motorola FETs feature a vertical structure with a planar design.

Motorola Application Note AN211A, FETs in Theory and Practice, is suggested reading for those not familiar with the construction and characteristics of FETs.

The major advantages of RF power FETs include high gain, low noise, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage. Power output can be varied over a wide range with a low power dc control signal.

#### DC BIAS


The MRF175L is an enhancement mode FET and, therefore, does not conduct when drain voltage is applied. Drain current flows when a positive voltage is applied to the gate. RF power FETs require forward bias for optimum performance. The value of quiescent drain current (IDQ) is not critical for many applications. The MRF175L was characterized at IDQ = 100 mA, each side, which is the suggested minimum value of IDQ. For special applications such as linear amplification, IDQ may have to be selected to optimize the critical parameters.

The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may be just a simple resistive divider network. Some applications may require a more elaborate bias sytem.

#### **GAIN CONTROL**

Power output of the MRF175L may be controlled from its rated value down to zero (negative gain) by varying the dc gate voltage. This feature facilitates the design of manual gain control, AGC/ALC and modulation systems.

#### PACKAGE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

#### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

 ${\tt EUROPE: Motorola\ Ltd.; European\ Literature\ Centre; 88\ Tanners\ Drive,\ Blakelands,\ Milton\ Keynes,\ MK14\ 5BP,\ England.}$ 

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



