

## MPC27T416

### Advance Information

## 16K x 16 Bit Cache Tag RAM for PowerPC™ Processors

The MPC27T416 is a 262,144 bit cache-tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K words of 16 bits each and is fabricated using Motorola's high performance, silicon gate BiCMOS technology. There are fourteen common I/O tag bits and two separate I/O status bits. A 14-bit comparator is on-chip to allow fast comparison of the 14 stored tag bits with the current tag input data. An active high MATCH output is generated when the valid bit is true and these two groups of data are the same for a given address.

This high-speed MATCH signal, with  $t_{AVMV}$  times as fast as 9 ns, provides the fastest possible enabling of secondary cache accesses.


The two separate I/O status bits (VALID, DIRTY) can be configured for either dedicated or generic functionality, depending on the SFUNC input pin. With SFUNC low, the status bits are defined and used internally by the device, allowing easier determination of the validity and use of the given tag data. SFUNC high releases the defined internal status bit usage and control, allowing users to configure the status bit information to fit their system needs. A synchronous RESET pin, when held low at a rising clock edge, will reset all status bits in the array for easy invalidation of all tag addresses.

The MPC27T416 also provides the option for transfer acknowledge (TA) generation within the cache tag itself, based upon MATCH, VALID bit, and other external inputs provided by the user. This can significantly simplify cache controller logic and minimize cache decision time. Match and read operations are both asynchronous in order to provide the fastest access times possible, while write operations are synchronous for ease of system timing.

The MPC27T416 uses a 5 V power supply on  $V_{CC}$  and  $V_{SS}$ , with separate  $V_{CCQ}$  pins provided for the outputs to offer compliance with both 5 V TTL and 3.3 V LVTTL logic levels. The PWRDN pin offers a low-power standby mode, which provides significant system power savings.

The MPC27T416 is offered in a space saving 80-pin thin quad flat pack (TQFP) package.

- 16K x 16 Configuration:
  - 14 Tag Bits
  - Two Status Bits (Valid and Dirty)
- Valid Bit used to Qualify Match Output
- High-Speed Address-to-Match Comparison Times – 9/10/12 ns
- TA Circuitry Included Inside the Cache-Tag for the Highest Speed Operation
- Asynchronous Read/Match Operation and Synchronous Write and Reset Operation
- Separate Write Enable Pins for Tag Bits and Status Bits
- Separate Output Enable Pins for Tag Bits, Status Bits, and TA
- Synchronous RESET Pin for Invalidation of all Tag Entries
- Dual Chip Selects for Easy Depth Expansion with No Performance Degradation
- I/O Pins Both 5 V TTL and 3.3 V LVTTL Compatible with  $V_{CCQ}$  Pins
- PWRDN Pin to Place Device in Low-Power Mode
- Compatible with PowerPC Platform (CHRP)
- Packaged in a 80-Pin Thin Quad Flat Pack (TQFP)




TQ PACKAGE  
TQFP  
CASE 917A-02

PowerPC is a trademark of IBM Corp.


This document contains information on a new product. Specifications and information herein are subject to change without notice.

REV 1  
4/26/96

### FUNCTIONAL BLOCK DIAGRAM



### PIN ASSIGNMENTS



## PIN DESCRIPTIONS


Pin Locations	Symbol	Type	Description
7, 8, 9, 12, 13, 14, 15, 16, 21, 29, 30, 31, 32, 33,	A0 – A13	Input	Address Inputs: These inputs are registered and must meet setup and hold times for write cycles only. For all other cycles, addresses are asynchronous.
75, 76	E1, E2	Input	Chip Selects: These inputs are registered and must meet setup and hold times for write cycles only. For all other cycles, E1 and E2 are asynchronous.
69	K	Input	Clock: This signal registers the address, data in, and all control signals except G, TAH, TT1, SFUNC, and PWRDN.
74	WT	Input	Write Enable–Tag Bits: This input is registered and must meet setup and hold times for all cycles this chip is selected.
73	WS	Input	Write Enable–Status Bits: This input is registered and must meet setup and hold times for all cycles this chip is selected.
67	GT	Input	Output Enable–Tag Bits: Asynchronous, active low.
68	GS	Input	Output Enable–Status Bits: Asynchronous, active low.
70	RESET	Input	Status Bit Reset: Reset cycle is initiated synchronously on a rising clock edge and will terminate within the Status Bit Reset Time. When RESET is returned high, the part will return to normal operation within the time specified in the RESET AC Cycle Timing table.
77	PWRDN	Input	Powerdown Mode Control Pin: This signal is asynchronous and places the RAM in standby mode.
22	SFUNC	Input	Status Bit Function Control Pin
23	TT1	Input	Read/Write Input from Processor
80	VALIDD	Input	Valid Bit Input
5	DIRTYD	Input	Dirty Bit Input
6	NC	—	No Connection to the Chip
51	TA	Output	Transfer Acknowledge: Typically used as “ready” signal to processor for cache reads. Can also be used as an active low MATCH pin.
27	TAH	Input	TA Force High: Active high signal places TA into high-Z mode.
66	TAG	Input	TA Output Enable: Asynchronous, active low.
28	TAD	Input	Additional TA Input
35, 37, 39, 40, 44, 45, 46, 47, 55, 56, 57, 61, 63, 65,	TDQ0–TDQ13	I/O	Tag Data Input/Outputs: Used as input port for compare cycles. Used as output port for tag read cycles.
54	VALIDQ	Output	Valid Bit Output
34	DIRTYQ	Output	Dirty Bit Output
50	MATCH	Output	Match: This pin is asserted high when the selected tag's valid bit is true, and the stored tag in the RAM array matches the tag data presented on the TDQ pins.
10, 25, 26, 72, 79	V <sub>CC</sub>	Supply	Power Supply: 5.0 V ± 5%
38, 48, 53, 62	V <sub>CCQ</sub>	Supply	Output Buffer Power Supply: 5 V ± 5% or 3.3 V ± 0.3 V.
1, 2, 3, 4, 11, 17, 18, 19, 20, 24, 36, 41, 42, 43, 49, 52, 58, 59, 60, 64, 71, 78	V <sub>SS</sub>	Supply	Ground
















\* Transition is measured plus or minus 200 mV from steady state.


**RESET AND PWRDN CYCLE TIMING** (See Note 2)

Parameter	Symbol	MPC27T416-9		MPC27T416-10		MPC27T416-12		Unit	Notes
		Min	Max	Min	Max	Min	Max		
RESET Set-up Time	tRLKH	4	—	4	—	4	—	ns	
RESET Hold Time	tKHRH	1	—	1	—	1	—	ns	
Status Bit Reset Time	tKHSL	—	60	—	60	—	70	ns	
Status Bit Hold from RESET Low	tKHSX	2	—	2	—	2	—	ns	
RESET Low to MATCH and TA Invalid	tKHMI	—	10	—	10	—	12	ns	
RESET High to MATCH and TA Valid	tRHMV	—	120	—	120	—	130	ns	
RESET Low to Tag Bits High-Z	tKHTZ	—	10	—	10	—	12	ns	1
RESET High to Tag Bits Low-Z	tRHTX	—	100	—	100	—	110	ns	1
PWRDN Set-up Time (when RESET low)	tPHKH1	30	—	30	—	30	—	ns	
RESET High to WT and WS Low	tRHWL	95	—	95	—	105	—	ns	
PWRDN Low to Low Power Mode	tPLIL	—	50	—	50	—	50	ns	1
PWRDN High to Active Power Mode	tPHIH	0	—	0	—	0	—	ns	1
PWRDN Low to Outputs in High-Z	tPLQZ	—	10	—	10	—	12	ns	1
PWRDN High to Outputs in Low-Z	tPHQX	0	—	0	—	0	—	ns	1
PWRDN High to Outputs Valid	tPHQV	—	50	—	50	—	50	ns	
WT and WS High to PWRDN Low	tKHPL	5	—	5	—	5	—	ns	1
WT and WS Set-up Time	tWVKH	3	—	3	—	3	—	ns	
PWRDN Set-up Time (first write following PWRDN cycle)	tPHKH2	50	—	50	—	50	—	ns	

NOTES:


1. This parameter is sampled and not 100% tested.
2. PWRDN mode is intended to be used during extended time periods of device inactivity.

### RESET FUNCTION




\* Transition is measured plus or minus 200 mV from steady state.

### TA AND TT1 SIGNAL (SFUNC = low)




## GS FUNCTION




\* Transition is measured plus or minus 200 mV from steady state.

## POWER DOWN FUNCTION



\* Transition is measured plus or minus 200 mV from steady state.

## ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MPC27T416TQ9      MPC27T416TQ10      MPC27T416TQ12  
                  MPC27T416TQ9R      MPC27T416TQ10R      MPC27T416TQ12R

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

