

FEATURES

- 10-Bit Resolution
- 5 MHz Sampling Rate
- DNL = ± 1 LSB, INL = ± 2 LSB
- Internal S/H Function
- Single 5 V Power Supply
- V_{IN} DC Range: 0 V to V_{DD}
- V_{REF} DC Range: 1 V to V_{DD}
- Low Power: 175 mW
- Three-State Digital Outputs
- Latch-Up Free
- 3 V Version: MP87L84

APPLICATIONS

- Digital Color Copiers
- Digital Cellular Telephones
- Precision CCDs and Scanners
- Medical Scanners
- Ultrasonics
- Digital Radio

BENEFITS

- Simplified Analog Design
- Rugged
- Few External Components, no S/H Needed
- Reduced Board Space

GENERAL DESCRIPTION


The MP8784 is a 10 bit, 5 MSPS, Analog-to-Digital Converter for applications that require high speed and high accuracy. Designed using an advanced 5 V CMOS process, this part offers excellent performance, low power consumption and latch-up free operation.

The MP8784 uses a subranging architecture to maintain low power consumption at high conversion rates. Our proprietary comparator design achieves a low analog input capacitance. The input circuitry of the MP8784 includes an on-chip S/H function that allows this part to digitize analog input signals between AGND and AV_{DD} .

The designer can choose the internally generated reference voltages, or provide external reference voltages to the V_{RB} and V_{RT} pins. The internal reference generates 1.0 V at V_{RB} and 4 V at V_{RT} . Providing external reference voltages allows easy interface to any input signal range between GND and V_{DD} . This also allows the system to cancel zero scale and full scale errors. The Reference Ladder taps (R1 to R3) can be used to externally trim any INL errors.

This device operates from a single 5 V supply. Power consumption from a 5 V supply is typically 175 mW at $F_S=5$ MHz, and only 150 mW at $F_S=1$ MHz.


SIMPLIFIED BLOCK DIAGRAM




ORDERING INFORMATION

Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
Plastic Dip	-40 to +85°C	MP8784AN	±1	±2
SOIC	-40 to +85°C	MP8784AS	±1	±2

PIN CONFIGURATIONS *See Packaging Section for Package Dimensions*



24 Pin PDIP (0.300")
NN24



24 Pin SOIC (Jedec, 0.300")
S24

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	OE	Output Enable
2	DB0	Data Output Bit 0 (LSB)
3	DB1	Data Output Bit 1
4	DB2	Data Output Bit 2
5	DB3	Data Output Bit 3
6	DB4	Data Output Bit 4
7	DB5	Data Output Bit 5
8	DB6	Data Output Bit 6
9	DB7	Data Output Bit 7
10	DB8	Data Output Bit 8
11	DB9	Data Output Bit 9 (MSB)
12	CLK	Clock Input

PIN NO.	NAME	DESCRIPTION
13	DV _{DD}	Digital Power Supply
14	V _{RTS}	Top Internal Reference
15	V _{RT}	Top of Reference
16	R3	3/4 Reference Tap Point
17	R2	1/2 Reference Tap Point
18	AV _{DD}	Analog Power Supply
19	V _{IN}	Analog Input Voltage
20	AGND	Analog Ground
21	R1	1/4 Reference Tap Point
22	V _{RBS}	Bottom Internal Reference
23	V _{RB}	Bottom of Reference
24	DGND	Digital Ground

ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: $AV_{DD} = DV_{DD} = 5\text{ V}$, $FS = 5\text{ MHz}$ (50% Duty Cycle),
 $V_{RT} = 4.0$, $V_{RB} = 1.0$, $T_A = 25^\circ\text{C}$

Parameter	Symbol	Min	25°C Typ	Max	Units	Test Conditions/Comments
KEY FEATURES						
Resolution		10			Bits	
Sampling Rate	FS			5	MHz	
ACCURACY (A Grade) ¹						
Differential Non-Linearity	DNL			±1	LSB	Best Fit Line (Max INL – Min INL)/2
Integral Non-Linearity	INL			±2	LSB	
Zero Scale Error	EZS		10		LSB	
Full Scale Error	EFS		6		LSB	
REFERENCE VOLTAGES						
Positive Ref. Voltage	V _{RT}			AV _{DD}	V	V _{REF} = V _{RT} – V _{RB}
Negative Ref. Voltage	V _{RB}	AGND			V	
Differential Ref. Voltage ³	V _{REF}	1.0		AV _{DD}	V	
Ladder Resistance	R _L		375		Ω	
Ladder Temp. Coefficient ²	R _{TCO}		2000		ppm/°C	V _{RT} connected to V _{RTS} & V _{RB} connected to V _{RBS}
Top Internal Reference	V _{RTS}		4		V	
Bottom Internal Reference	V _{RBS}		1		V	
ANALOG INPUT ²						
Input Bandwidth (–1 dB) ⁴	BW		10		MHz	
Input Voltage Range	V _{IN}	V _{RB}		V _{RT}	V	
Input Capacitance Sample ⁵	C _{IN}		25	40	pF	
Input Capacitance Convert ⁵			5	12	pF	
Aperture Delay	t _{AP}		25	30	ns	
Aperture Uncertainty (Jitter)	t _{AJ}		50		ps	
DIGITAL INPUTS						
Logical “1” Voltage	V _{IH}	4			V	V _{IN} =DGND to DV _{DD}
Logical “0” Voltage	V _{IL}			1	V	
DC Leakage Currents ⁶	I _{IN}					
CLK			5		μA	
OE (Internal Res to DGND) ⁷			15		μA	
Input Capacitance			5		pF	
Clock Timing (See Figure 1)						
Clock Period	1/FS		200		ns	
Rise & Fall Time ⁸	t _R , t _F		5		ns	
“High” Pulse Width	t _{PWH}		100		ns	
“Low” Pulse Width	t _{PWL}		100		ns	
Duty Cycle			50		%	
DIGITAL OUTPUTS						
Logical “1” Voltage	V _{OH}	4.5			V	C _{OUT} =15 pF I _{LOAD} = 4 mA I _{LOAD} = 4 mA V _{OUT} =DGND to DV _{DD}
Logical “0” Voltage	V _{OL}			0.4	V	
3-state Leakage	I _{OZ}		10		μA	
Data Valid Delay ²	t _{DL}		40	45	ns	
Data Enable Delay	t _{DEN}		25	30	ns	
Data 3-state Delay	t _{DHZ}		25	30	ns	

ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

Description	Symbol	Min	25°C Typ	Max	Units	Conditions
POWER SUPPLIES						
Operating Voltage (AV _{DD} , DV _{DD}) ^{9, 10}	V _{DD}		5		V	
Current (AV _{DD} + DV _{DD})	I _{DD}		35	45	mA	

NOTES

- ¹ Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the ideal code width (V_{REF}/1024) is the DNL error (*Figure 3*). The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage (*Figure 4*). Accuracy is a function of the sampling rate (FS).
- ² Guaranteed. Not tested.
- ³ Specified values guarantee functionality. Refer to other parameters for accuracy.
- ⁴ -1 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within the specified bandwidth.
- ⁵ See V_{IN} equivalent circuit (*Figure 8*). Switched capacitor analog input requires driver with low output resistance.
- ⁶ All inputs have diodes to DV_{DD} and DGND. Input OE has internal pull down. Input DC currents will not exceed specified limits for any input voltage between DGND and DV_{DD}.
- ⁷ Internal resistor to DGND biases unconnected input to active low logical level.
- ⁸ Condition to meet aperture delay specifications (t_{AP}, t_{AJ}). Actual rise/fall time can be less stringent with no loss of accuracy.
- ⁹ The AGND & DGND pins are connected through the silicon substrate. Connect together at the package and to the analog ground plane.
- ¹⁰ The AV_{DD} & DV_{DD} pins should be tied together at the package.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2, 3}

V _{DD} to GND +7 V	Storage Temperature -65 to +150°C
V _{RT} & V _{RB} V _{DD} +0.5 to GND -0.5 V	Package Power Dissipation Rating to 75°C	
V _{IN} V _{DD} +0.5 to GND -0.5 V	PDIP, SOIC 1000 mW
All Inputs V _{DD} +0.5 to GND -0.5 V	Derates above 75°C 14mW/°C
All Outputs V _{DD} +0.5 to GND -0.5 V	Lead Temperature (Soldering 10 seconds) +300°C

NOTES:

- ¹ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- ² Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.
- ³ V_{DD} refers to AV_{DD} and DV_{DD}. GND refers to AGND and DGND.




Figure 1. MP8784 Timing Diagram





Figure 2. 3-State Timing Diagram



$$\text{Code Width (N)} = V_{(N+1)} - V_{(N)}$$

$$\text{LSB} = [V_{RT} - V_{RB}] / 1024$$

$$\text{DNL}_{(N)} = [V_{(N+1)} - V_{(N)}] - \text{LSB}$$

Figure 3. DNL Measurement




Figure 4. INL Error Calculation




Figure 5. Typical Circuit Connections




Figure 6. Creating a Piece Wise Linear Transfer Function




Figure 7. A Piece Wise Linear, Logarithmic Transfer Function

APPLICATION NOTES

Signals should not exceed AV_{DD} or $DV_{DD} + 0.5V$ or go below $DGND$ or $AGND - 0.5V$. All pins have internal protection diodes that will protect them from short transients ($< 100\mu s$) outside the supply range.

$AGND$ and $DGND$ pins are connected internally through the P- substrate. DC voltage differences between these pins will cause undesirable internal substrate currents.

The power supply (AV_{DD}) and reference voltage (V_{RT} & V_{RB}) pins should be decoupled with $0.1\mu F$ and $10\mu F$ capacitors to $AGND$, placed as close to the chip as possible.

The digital outputs should not drive long wires or buses. The capacitive coupling and reflections will contribute noise to the conversion.

V_{IN} Analog Input

This part has a switched capacitor type input circuit. This means that the input impedance changes with the phase of the input clock. V_{IN} is sampled at the high to low clock transition. Figure 8. shows an equivalent input circuit.




Figure 8. Equivalent Input Circuit

RTS & RBS Internal Bias Resistors


Two matched resistors are provided on the chip. These resistors can be used to generate on chip reference voltages. Each resistor has a value equal to $1/3$ of the reference ladder resistor. By connecting RTS to V_{RT} , and connecting RBS to V_{RB} , the reference ladder will be biased to 1 volt at V_{RB} and 4 volts at V_{RT} .

If the internal reference pins V_{RTS} and/or V_{RBS} are not used they should be left unconnected.


R1 thru R3 Reference Ladder Taps

These taps connect to every eighth point along the reference ladder; $R1$ is $1/4$ th up from V_{RB} , $R3$ is $3/4$ ths up from V_{RB} (or $1/4$ th down from V_{RT}). Normally these pins should have 0.1 microfarad capacitors to V_{SS} ; this helps reduce the INL errors by stabilizing the reference ladder voltages. These taps can also be used to alter the transfer curve of the ADC. A four segment, piecewise linear, custom transfer curve can be designed by connecting voltage sources to these pins.


PERFORMANCE CHARACTERISTICS




Graph 1. DNL vs. Sampling Frequency




Graph 2. INL vs. Sampling Frequency




Graph 3. Power Supply Current vs. Sampling Frequency




Graph 4. Power Supply Current vs. Temperature




Graph 5. Output Delay vs. Temperature




Graph 6. 3-State Delay vs. Temperature




Graph 7. Reference Resistance vs. Temperature




Graph 8. DNL vs. ΔV_{REF}



Graph 9. DNL vs. ΔV_{REF}




Graph 10. DNL Error Plot



Graph 11. INL Error Plot


24 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) NN24



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	—	0.200	—	5.08
A ₁	0.015	—	0.38	—
B	0.014	0.023	0.356	0.584
B ₁ (1)	0.038	0.065	0.965	1.65
C	0.008	0.015	0.203	0.381
D	1.16	1.280	29.46	32.51
E	0.295	0.325	7.49	8.26
E ₁	0.220	0.310	5.59	7.87
e	0.100 BSC		2.54 BSC	
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q ₁	0.055	0.070	1.40	1.78
S	0.028	0.098	0.711	2.49

Note: (1) The minimum limit for dimensions B1 may be 0.023" (0.58 mm) for all four corner leads only.

**24 LEAD SMALL OUTLINE
(300 MIL JEDEC SOIC)
S24**



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.097	0.104	2.464	2.642
A1	0.0050	0.0115	0.127	0.292
B	0.014	0.019	0.356	0.483
C	0.0091	0.0125	0.231	0.318
D	0.602	0.612	15.29	15.54
E	0.292	0.299	7.42	7.59
e	0.050 BSC		1.27 BSC	
H	0.400	0.410	10.16	10.41
h	0.010	0.016	0.254	0.406
L	0.016	0.035	0.406	0.889
α	0°	8°	0°	8°

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1993 EXAR Corporation

Datasheet April 1995

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.