

FEATURES

- 8-Bit Resolution
- 20 MHz Sampling Rate
- DNL = $\pm 1/2$ LSB, INL = ± 1 LSB (typ)
- Internal S/H Function
- Single Supply: 5 V
- V_{IN} DC Range: 0 V to V_{DD}
- V_{REF} DC Range: 1 V to V_{DD}
- Low Power: 85 mW typ. (excluding reference)
- Latch-Up Free
- ESD Protection: 1500 V Minimum

- Power Down Available: MP8776
- 3 V Version: MP87L75
- Small 20 Pin SOIC Package

APPLICATIONS

- Digital Color Copiers
- Cellular Telephones
- CCD's and Scanners
- Video Capture Boards

GENERAL DESCRIPTION

The MP8775 is an 8-bit Analog-to-Digital Converter in a small 20 pin SOIC package. Designed using an advanced 5 V CMOS process, this part offers excellent performance, low power consumption and latch-up free operation.


This device uses a two-step flash architecture to maintain low power consumption at high conversion rates. The input circuitry of the MP8775 includes an on-chip S/H function and allows the user to digitize analog input signals between GND and V_{DD} . Careful design and chip layout have achieved a low analog input capacitance. This reduces "kickback" and eases the requirements of the buffer/amplifier used to drive the MP8775.

The designer can choose the internally generated reference voltages by connecting V_{RB} to V_{RBS} and V_{RT} to V_{RTS} , or provide external reference voltages to the V_{RB} and V_{RT} pins. The internal reference generates 0.6 V at V_{RB} and 2.6 V at V_{RT} . Providing external reference voltages allows easy interface to any input signal range between GND and V_{DD} . This also allows the system to adjust these voltages to cancel zero scale and full scale errors, or to change the input range as needed.

The device operates from a single +5 V supply. Power consumption is 85 mW at FS = 20 MHz.

Specified for operation over the commercial / industrial (-40 to $+85^{\circ}\text{C}$) temperature range, the MP8775 is available in Surface Mount (SOIC), Shrunk Small Outline (SSOP) and Plastic dual-in-line (PDIP) packages.

SIMPLIFIED BLOCK AND TIMING DIAGRAM




ORDERING INFORMATION


Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
SOIC	-40 to +85°C	MP8775AS	$\pm 3/4$	$\pm 1\ 1/2$
PDIP	-40 to +85°C	MP8775AN	$\pm 3/4$	$\pm 1\ 1/2$
SSOP	-40 to +85°C	MP8775AQ	$\pm 3/4$	$\pm 1\ 1/2$

PIN CONFIGURATIONS

See Packaging Section for
Package Dimensions



20 Pin PDIP (0.300")
N20



20 Pin SOIC (Jedec, 0.300") – S20
20 Pin SSOP – A20

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	DGND	Digital Ground
2	DB0	Data Output Bit 0 (LSB)
3	DB1	Data Output Bit 1
4	DB2	Data Output Bit 2
5	DB3	Data Output Bit 3
6	DB4	Data Output Bit 4
7	DB5	Data Output Bit 5
8	DB6	Data Output Bit 6
9	DB7	Data Output Bit 7 (MSB)
10	DVDD	Digital Power Supply

PIN NO.	NAME	DESCRIPTION
11	CLK	Sample Clock
12	DVDD	Digital Power Supply
13	VRTS	Generates 2.6 V if tied to VRT
14	VRT	Top Reference
15	AVDD	Analog Power Supply
16	VIN	Analog Input
17	AGND	Analog Ground
18	VRS	Generates 0.6 V if tied to VRB
19	VRB	Bottom Reference
20	DGND	Digital Ground

ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: $AV_{DD} = DV_{DD} = 5\text{ V}$, $FS = 15\text{ MHz}$ (50% Duty Cycle),
 $V_{RT} = 2.6\text{ V}$, $V_{RB} = 0.6\text{ V}$, $T_A = 25^\circ\text{C}$

Parameter	Symbol	Min	25°C Typ	Max	Units	Test Conditions/Comments
KEY FEATURES						
Resolution		8			Bits	
Sampling Rate	FS			20	MHz	
ACCURACY (A Grade)¹						
Differential Non-Linearity	DNL			$\pm 3/4$	LSB	@ 15 MHz
Differential Non-Linearity	DNL			$\pm 1/2$	LSB	@ 10 MHz
Integral Non-Linearity	INL			1 1/2	LSB	Best Fit Line (Max INL – Min INL)/2
Zero Scale Error	EZS		$\pm 1\ 1/4$		LSB	
Full Scale Error	EFS		$\pm 1\ 1/4$		LSB	
REFERENCE VOLTAGES						
Positive Ref. Voltage	V_{RT}		2.6	AV_{DD}	V	$V_{REF} = V_{RT} - V_{RB}$
Negative Ref. Voltage	V_{RB}	AGND	0.6		V	
Differential Ref. Voltage ³	V_{REF}	1.0		AV_{DD}	V	
Ladder Resistance	R_L	245	350	455	Ω	
Ladder Temp. Coefficient	R_{TCO}		2000		ppm/ $^\circ\text{C}$	
Self Bias 1						
Short V_{RB} and V_{RBS}	V_{RB}		0.6		V	
Short V_{RT} and V_{RTS}	$V_{RT}-V_{RB}$		2		V	
Self Bias 2						
$V_{RB} = \text{AGND}$, Short V_{RT} and V_{RTS}	V_{RT}		2.3		V	
ANALOG INPUT						
Input Bandwidth (-1 dB) ⁴	BW		14		MHz	
Input Voltage Range	V_{IN}	V_{RB}		V_{RT}	V	
Input Capacitance ⁵	C_{IN}		16		pF	
Aperture Delay	t_{AP}		20		ns	
DIGITAL INPUTS						
Logical "1" Voltage	V_{IH}	4.0			V	$V_{IN} = \text{DGND to } DV_{DD}$
Logical "0" Voltage	V_{IL}			1.0	V	
DC Leakage Currents ⁶	I_{IN}					
CLK			5		μA	
Input Capacitance			5		pF	
Clock Timing (See Figure 1.) ⁷						
Clock Period	1/FS	50			ns	
High Pulse Width	t_{PWH}	25			ns	
Low Pulse Width	t_{PWL}	25			ns	
DIGITAL OUTPUTS						
Logical "1" Voltage	V_{OH}	4.5			V	$C_{OUT} = 15\text{ pF}$ $I_{LOAD} = 4\text{ mA}$ $I_{LOAD} = 4\text{ mA}$
Logical "0" Voltage	V_{OL}			0.4	V	
Data Valid Delay ^{2, 8}	t_{DL}		20	25	ns	
Data Hold Line	t_{HL}		12	15	ns	

Description	Symbol	25°C		Units	Conditions
		Min	Typ		
AC PARAMETERS					
Differential Gain Error	d _G		2	%	FS = 4 x NTSC
Differential Phase Error	d _{PH}		1	°	FS = 4 x NTSC
POWER SUPPLIES					
Operating Voltage (AV _{DD} , DV _{DD}) ⁹	V _{DD}		5	V	
Current (AV _{DD} + DV _{DD})	I _{DD}		17	25 mA	Does not include ref. current


1 Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the
2 ideal code width ($V_{REF}/256$) is the DNL error (*Figure 2*). The INL error is the maximum distance (in LSBs) from the best fit line to
3 any transition voltage (*Figure 3*). Accuracy is a function of the sampling rate (FS).
4 Guaranteed. Not tested.
5 Specified values guarantee functionality. Refer to other parameters for accuracy.
6 -1 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within
7 the specified bandwidth.
8 See V_{IN} input equivalent circuit (*Figure 4*). Switched capacitor analog input requires driver with low output resistance.
9 All inputs have diodes to DV_{DD} and DGND. Input DC currents will not exceed specified limits for any input voltage between
10 DGND and DV_{DD} .
11 t_R , t_F should be limited to >5 ns for best results.
12 Depends on the RC load connected to the output pin.
13 AGND and DGND pins are connected through the silicon substrate. Connect together at the package and to the analog ground plane.

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.

V_{DD} refers to AV_{DD} and DV_{DD}. GND refers to AGND and DGND.





$$\text{Code Width (N)} = V_{(N+1)} - V_{(N)}$$

$$\text{LSB} = [V_{RT} - V_{RB}] / 256$$

$$\text{DNL}_{(N)} = [V_{(N+1)} - V_{(N)}] - \text{LSB}$$

Figure 2. DNL Measurement




Figure 3. INL Error Calculation




Figure 4. Equivalent Input Circuit




Figure 5. Typical Circuit Connections

APPLICATION NOTES

Signals should not exceed $AV_{DD} + 0.5V$ or go below $AGND - 0.5V$ or $DV_{DD} + 0.5V$ or $DGND - 0.5V$. All pins have internal protection diodes that will protect them from short transients ($<100\mu s$) outside the supply range.

$AGND$ and $DGND$ pins are connected internally through the P-substrate. DC voltage differences between these pins will cause undesirable internal substrate currents.

The power supply (AV_{DD}) and reference voltage (V_{RT} & V_{RB}) pins should be decoupled with $0.1\mu F$ and $10\mu F$ capacitors to $AGND$, placed as close to the chip as possible.

The digital outputs should not drive long wires or buses. The


capacitive coupling and reflections will contribute noise to the conversion.

It is possible for the data valid delay (t_{DL}) to be equal to or greater than the high pulse width of the sampling clock (t_{PWH}). See Figure 1. This can cause timing related errors. For sample rates above 14 MSPS use only the rising edge of the sample clock (CLK) to latch data from the MP8775 to other parts of the system.


The reference can be biased internally by shorting V_{RT} to V_{RTS} and V_{RB} to V_{RBS} . This will generate $0.6V$ at V_{RB} and $2.6V$ at V_{RT} (see Figure 5.).

If the internal reference pins V_{RTS} and/or V_{RBS} are not used they should be left unconnected.


PERFORMANCE CHARACTERISTICS




Graph 1. DNL vs. Sampling Frequency




Graph 2. INL vs. Sampling Frequency




Graph 3. Supply Current vs. Sampling Frequency




Graph 4. Supply Current vs. Temperature




Graph 5. Reference Resistance vs. Temperature




Graph 6. SNR vs. Input Frequency



Graph 7. SINAD vs. Input Frequency




Graph 8. ENOB vs. Input Frequency



Graph 9. THD vs. Input Frequency

This page left blank


**20 LEAD PLASTIC DUAL-IN-LINE
(300 MIL PDIP)
N20**



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	—	0.200	—	5.08
A ₁	0.015	—	0.38	—
B	0.014	0.023	0.356	0.584
B ₁ (1)	0.038	0.065	0.965	1.65
C	0.008	0.015	0.203	0.381
D	0.945	1.060	24.0	26.92
E	0.295	0.325	7.49	8.26
E ₁	0.220	0.310	5.59	7.87
e	0.100 BSC		2.54 BSC	
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q ₁	0.055	0.070	1.40	1.78
S	0.040	0.080	1.02	2.03


Note: (1) The minimum limit for dimensions B₁ may be 0.023" (0.58 mm) for all four corner leads only.

20 LEAD SHRINK SMALL OUTLINE PACKAGE
(SSOP)
A20



SYMBOL	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.73	2.05	0.068	0.081
A ₁	0.05	0.21	0.002	0.008
B	0.20	0.40	0.008	0.016
C	0.13	0.25	0.005	0.010
D	7.07	7.40	0.278	0.291
E	5.20	5.38	0.205	0.212
e	0.65 BSC		0.0256 BSC	
H	7.65	8.1	0.301	0.319
L	0.45	0.95	0.018	0.037
α	0°	8°	0°	8°

**20 LEAD SMALL OUTLINE
(300 MIL JEDEC SOIC)
S20**



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.097	0.104	2.464	2.642
A ₁	0.0050	0.0115	0.127	0.292
B	0.014	0.019	0.356	0.483
C	0.0091	0.0125	0.231	0.318
D	0.500	0.510	12.70	12.95
E	0.292	0.299	7.42	7.59
e	0.050 BSC		1.27 BSC	
H	0.400	0.410	10.16	10.41
h	0.010	0.016	0.254	0.406
L	0.016	0.035	0.406	0.889
α	0°	8°	0°	8°

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1993 EXAR Corporation

Datasheet April 1995

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.