## MP87091



CMOS 750 KSPS, 12-Bit Analog-to-Digital Converter with Parallel Logic Interface Port

#### **FEATURES**

- 12-Bit Monotonic ADC
- SNR > 66 dB
- Sampling Frequency ≤ 750 kHz
- Internal Track and Hold
- Single 5 V Supply
- · Rail-to-Rail Input Range
- DNL = +1 LSB, INL = +2 LSB
- V<sub>REF</sub> Range: 1.5 V to V<sub>DD</sub>
- CMOS Low Power: 175 mW (typ)
- 1/4, 1/2 and 3/4 Scale Reference Resistor Taps
- Three-State Outputs
- Binary and Two's Complement Digital Output Mode
- Latch-Up Proof

#### **APPLICATIONS**

- Control Systems
- Instrumentation
- DAS
- Sonar


#### **GENERAL DESCRIPTION**

The MP87091 is a 750 kHz 12-bit subranging Analog-to-Digital Converter with an an internal track and hold.

The MP87091 operates with a single 5 V supply while consuming less than 175 mW of power (typical). Separate pins for  $V_{RT}$  and  $V_{RB}$  allow flexibility for various  $A_{IN}$  and  $\Delta V_{REF}$ .

Data is presented at the parallel output port every clock cycle after a 2.5 cycle pipeline delay from sample edge. The digital output port is also equipped with a three-state function. MINV enables binary and 2's complement data formatting. Through pins R1-R3, transfer function adjustment, linearity, and speed enhancement can be accommodated.

#### SIMPLIFIED BLOCK DIAGRAM








#### ORDERING INFORMATION


Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
PDIP	–40 to +85°C	MP87091AN	±1	2 1/2
SOIC	–40 to +85°C	MP87091AS	±1	2 1/2

#### **PIN CONFIGURATIONS**

See Packaging Section for Package Dimensions



28 Pin PDIP (0.600") N28



28 Pin SOIC (EIAJ, 0.335") R28

#### PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION		
1	DB11	Data Output Bit 11 (MSB)		
2	AGND	Analog Ground		
3	A <sub>IN</sub>	Analog Input		
4	AV <sub>DD</sub>	Analog Power Supply		
5	R2	Ref. Resistor Ladder Tap (1/2 V <sub>REF</sub> )		
6	R3	Ref. Resistor Ladder Tap (3/4 V <sub>REF</sub> )		
7	R1	Ref. Resistor Ladder Tap (1/4 V <sub>REF</sub> )		
8	$V_{RB}$	Bottom Reference		
9	V <sub>RT</sub>	Top Reference		
10	AV <sub>DD</sub>	Analog Power Supply		
11	AGND	Analog Ground		
12	MINV	Invert MSB (Active High)		
13	DB0	Data Output Bit 0 (LSB)		
14	DB1	Data Output Bit 1		

PIN NO.	NAME	DESCRIPTION		
15	DB2	Data Output Bit 2		
16	DB3	Data Output Bit 3		
17	DB4	Data Output Bit 4		
18	DB5	Data Output Bit 5		
19	$DV_DD$	Digital Power Supply		
20	DGND	Digital Ground		
21	Aperture	Delayed Clock, indicates sample point		
22	ŌĒ	Output Enable (Active Low)		
23	CLK	Clock		
24	DB6	Data Output Bit 6		
25	DB7	Data Output Bit 7		
26	DB8	Data Output Bit 8		
27	DB9	Data Output Bit 9		
28	DB10	Data Output Bit 10		



## **ELECTRICAL CHARACTERISTICS TABLE**

Unless Otherwise Specified:  $AV_{DD} = DV_{DD} = 5 \text{ V}$ , FS = 750 kHz (50% Duty Cycle),  $V_{RT} = 5.0 \text{ V}$ ,  $V_{RB} = AGND$ ,  $TA = 25^{\circ}C$ ,  $A_{IN}$  Connected through  $39\Omega$ , Aperture Connected to  $\overline{OE}$ 

25°C						
Parameter	Symbol	Min	Тур	Max	Units	Test Conditions/Comments
KEY FEATURES						
Resolution Sampling Rate	FS	12		750	Bits kHz	For rated accuracy
ACCURACY <sup>1</sup>						
Differential Non-Linearity Integral Non-Linearity	DNL INL			<u>±</u> 1 2 1/2	LSB LSB	Best Fit Line (Max INL – Min INL)/2
Zero Scale Error Full Scale Error	EZS EFS		+20 -20		LSB LSB	,
REFERENCE VOLTAGES						
Top Ref. Voltage Bottom Ref. Voltage Differential Ref. Voltage <sup>3</sup> Ladder Resistance	V <sub>RT</sub> V <sub>RB</sub> V <sub>REF</sub> R <sub>L</sub>	1.5 AGND 1.5	550	AV <sub>DD</sub>	V V V Ω	
ANALOG INPUT						
Input Bandwidth (–3 dB) <sup>4</sup> Input Voltage Range Input Capacitance Sample <sup>5</sup> Input Capacitance Convert <sup>5</sup> Aperture Delay from Clock Aperture Delay from Aperture Signal	BW AIN CIN	V <sub>REF(-)</sub>	10 50 8 35 0	V <sub>REF(+)</sub>	MHz V p-p pF pF ns	Aperture pin load 5 pF. Measured at 50% point.
DIGITAL INPUTS						
Logical "1" Voltage Logical "0" Voltage Leakage Currents <sup>6</sup> CLK, ŌE, MINV Input Capacitance Clock Timing	V <sub>IH</sub> V <sub>IL</sub> I <sub>IN</sub>		2.4 0.8 10 5		V V μA pF	V <sub>IN</sub> =DGND to DV <sub>DD</sub>
Clock Period Rise & Fall Time <sup>7</sup> "High" Time "Low" Time	t <sub>S</sub> t <sub>R</sub> , t <sub>F</sub> t <sub>PWH</sub> t <sub>PWL</sub>	1000 500 500	1333 15 667 667		ns ns ns ns	Functional
DIGITAL OUTPUTS						C <sub>OUT</sub> =15 pF
Logical "1" Voltage Logical "0" Voltage Three-State Leakage Data Valid Delay Data Enable Delay Data Three-State Delay	V <sub>OH</sub> V <sub>OL</sub> I <sub>OZ</sub> t <sub>DL</sub> t <sub>DEN</sub> t <sub>DHZ</sub>		DV <sub>DD</sub> -0.5 1 30 25 25	0.5	V V μA ns ns ns	I <sub>LOAD</sub> = 4 mA I <sub>LOAD</sub> = 4 mA V <sub>OUT</sub> =DGND to DV <sub>DD</sub>





#### **ELECTRICAL CHARACTERISTICS TABLE (CONT'D)**

			25°C			
Parameter	Symbol	Min	Тур	Max	Units	Test Conditions/Comments
POWER SUPPLIES <sup>8</sup> (Tmin to Tmax)						
Operating Voltage (AV $_{\rm DD}$ , DV $_{\rm DD}$ ) Current (AV $_{\rm DD}$ + DV $_{\rm DD}$ )	V <sub>DD</sub> I <sub>DD</sub>		5	45	V mA	
AC PARAMETERS						
Signal Noise Ratio	SNR	66			dB	$A_{IN} = 5 \text{ V p-p, 1 kHz}$

#### NOTES

- Tester measures code transitions by dithering the voltage of the analog input (V<sub>IN</sub>). The difference between the measured and the ideal code width (V<sub>REF</sub>/4096) is the DNL error. The INL error is the maximum distance (in LSB's) from the best fit line to any transition voltage. Accuracy is a function of the sampling rate (FS).
- Guaranteed. Not tested.
- Specified values guarantee functionality. Refer to other parameters for accuracy.
- -3 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within
- A 39  $\Omega$  resistor should be put in series with A<sub>IN</sub> to dampen transients with inductive output impedance of typical op amps.
- All inputs have diodes to V<sub>DD</sub> and GND. Input(s)  $\overline{\text{OE}}$  and MINV have internal pull down(s). Input DC currents will not exceed specified limits for any input voltage between DGND and DV<sub>DD</sub>.

  Condition to meet aperture delay specifications (t<sub>AP</sub>, t<sub>AJ</sub>). Actual rise/fall time can be less stringent with no loss of accuracy.
- AGND & DGND pins are connected through the silicon substrate.

#### Specifications are subject to change without notice

## ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)<sup>1, 2, 3</sup>

V <sub>DD</sub> to GND 7 V	Storage Temperature
$V_{RT}$ & $V_{RB}$ $V_{DD}$ +0.5 to GND –0.5 V	Lead Temperature (Soldering 10 seconds) +300°C
$A_{\text{IN}}$ $V_{\text{DD}}$ +0.5 to GND –0.5 V	Package Power Dissipation Rating @ 75°C
All Inputs	PDIP, SOIC
All Outputs V <sub>DD</sub> +0.5 to GND -0.5 V	Derates above 75°C 6mW/°C

#### NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.

3  $V_{DD}$  refers to  $AV_{DD}$  and  $DV_{DD}$ . GND refers to AGND and DGND.






Figure 1. Timing Diagram




Figure 2. Three-State Timing Diagram

#### **OVERVIEW OF THE MP87091 OPERATION**

#### OE: Output Enable (input)

This signal controls the 3-state drivers on the digital outputs DB0 - DB11. During normal operation  $\overline{OE}$  should be held low so that all outputs are enabled (NOTE: an internal resistor will pull  $\overline{OE}$  to this level if it is not connected). When  $\overline{OE}$  is driven high DB0 - DB11 go into the high impedance mode. This control operates asynchronously to the clock and only controls the output drivers. The internal output register will get updated if the clock is running while the outputs are in 3-state mode. If possible,  $\overline{OE}$  should be in three-state during Clock = 1 to reduce digital noise coupling into  $A_{IN}$  during the sample time. Aperture provides a convenient control for this purpose since it guarantees that the  $A_{IN}$  sample period is complete when the outputs are enabled.

#### **APERTURE: Aperture Delay Sync (Output)**

This signal is high when the internal sample/hold function is sampling  $V_{IN}$ , and goes low when it is in the hold mode (when the ADC is comparing the stored input value to the reference ladder). The value of  $V_{IN}$  at the high to low transition of APERTURE

is the value that will be digitized. A system can monitor this signal and adjust the CLK to accurately synchronize the sampling point to an external event. The Aperture pin may also be used to control the  $\overline{\text{OE}}$  (outputs between three-state and active mode). This will reduce the errors introduced by digital output coupling during the  $A_{\text{IN}}$  sample time. Specifications are based on this connection.

#### MINV: Digital Output Format (input).

This signal controls the format of the digital output data bits DB0 – DB11. Normally it is held low so the data is in straight binary format (all 0's when  $V_{IN} = V_{RB}$ ; all 1's when  $V_{IN} = V_{RT}$ ). If MINV is pulled high then the MSB (DB11) will be inverted.

MINV is meant to be a static digital signal. If it is to change during operation it should only change when the CLK is low. Changing MINV on the wrong phase of the CLK will not hurt anything, but the effects on the digital outputs will not be seen until the output latch of the output register is enabled. MINV has a internal pull down device.








Figure 3. MINV Simplified Logic Circuit

#### **AIN Analog Input**

A 50 to 75 $\Omega$  resistor in series with this pin will minimize A<sub>IN</sub> interaction with the signal source.




Figure 4. Equivalent Input Circuit

#### R1, R2, R3: Reference Ladder Taps.

These taps connect to every 1/4 point along the reference ladder; R1 is 1/4th up from  $V_{RB}$ , R3 is 3/4ths up from  $V_{RB}$  (or 1/4th down from  $V_{RT}$ ). Normally these pins should have 0.1 microfarad capacitors to GND, this helps reduce the INL errors by stabilizing the reference ladder voltages.

These taps can also be used to alter the transfer curve of the ADC. A 4 segment, piecewise linear, custom transfer curve can be designed by connecting voltage sources to these pins.

This may be desirable to make the probability of codes for a certain range of  $V_{\text{IN}}$  be enhanced or minimized.

Sometimes this is referred to as probability density function shaping, or histogram shaping.

The internal interconnect resistance from each of the tAP pins to the ladder is less than  $3\Omega$ .

1.6V maximum per tap is recommended for applications above 85°C. Up to 3.2V is allowed for applications under 85°C.





Figure 5. A Piecewise Linear Transfer Function





Only the Ladder detail shown.

Figure 6. A/D with Programmed Ladder Control for Creating a Piecewise Linear Transfer Function




#### PERFORMANCE CHARACTERISTICS





Graph 1. I<sub>DD</sub> vs. F<sub>S</sub>


**Graph 2. DNL Error Plot** 



Graph 3. INL Error Plot



### 28 LEAD PLASTIC DUAL-IN-LINE (600 MIL PDIP) N28




	INC	HES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α		0.232		5.893
A <sub>1</sub>	0.015	_	0.381	_
В	0.014	0.023	0.356	0.584
B <sub>1</sub> (1)	0.038	0.065	0.965	1.65
С	0.008	0.015	0.203	0.381
D	1.380	1.490	35.05	37.85
Е	0.585	0.625	14.86	15.88
E <sub>1</sub>	0.500	0.610	12.70	15.49
е	0.1	00 BSC	2.5	4 BSC
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q <sub>1</sub>	0.055	0.070	1.40	1.78
S	0.020	0.100	1.508	2.54

Note: (1) The minimum limit for dimensions B1 may be 0.023" (0.58 mm) for all four corner leads only.



### 28 LEAD SMALL OUTLINE (335 MIL EIAJ SOIC) R28



	MILLIN	METERS	INC	HES
SYMBOL	MIN	MAX	MIN	MAX
А	2.60	2.80	0.102	0.110
A <sub>1</sub>	0.2 (typ.)		0.008 (typ.)	
В	0.3	0.5	0.012	0.020
С	0.10	0.20	0.004	0.008
D	17.6	18.0	0.693	0.709
E	8.3	8.5	0.327	0.335
е	1.2	7 (typ.)	0.05	60 (typ.)
Н	11.5	12.1	0.453	0.477
L	0.8	1.2	0.031	0.047



# **Notes**



# **Notes**





#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1994 EXAR Corporation Datasheet April 1995

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

**T**@M"