

MP7695 1 MSPS, CMOS Very Low Power 10-Bit Analog-to-Digital Converter

FEATURES

- Sampling Rates from <1 kHz to 2 MHz
- DNL better than 1/2 LSB (typ) up to 1 MHz
- Very Low Power CMOS 30 mW (typ)
- Monotonic; No Missing Codes
- Interface to any Input Range between GND and V_{DD}
- No S/H Required for CCD or most Muxed Input Applications
- Single Power Supply (4 to 6 volts)
- Latch-Up Free
- High ESD Protection: 4000 Volts Minimum
- Use MP8795 For New Designs
- No S/H Required for Signals <25kHz

BENEFITS

- Reduced External Parts, No Sample/Hold Needed
- Suitable for Battery & Power Critical Applications
- Designer Can Adapt Input Range & Scaling


APPLICATIONS

- µP/DSP Interface and Control Applications
- High Resolution Imaging Scanners, Copiers, Facsimile
- Multiplexed Data Acquisition
- Radar Pulse Analysis
- Low Power A/D Applications

GENERAL DESCRIPTION

The MP7695 is a flexible, easy to use, precision 10-bit Analog-to-Digital Converter that operates over a wide range of input and sampling conditions. The MP7695 can operate with pulsed "on demand" conversion operation or continuous "pipeline" operation for sampling rates up to 2 MHz. The elimination of S/H, operation of 5 V supply and small board space offer the designer a low cost solution, while also offering very low power consumption (30mW typ.) even at high speed (1 MHz) operation. No sample and hold is required for CCD applications, up to 2 MHz, or multiplexed input applications when the signal source bandwidth is limited to 25 kHz. The input architecture of the MP7695 allows <u>direct interface to any analog</u> input range between AGND and AV_{DD} (0 to 2 V, 1 to 4 V, 0 to 5 V, etc.). The user simply sets V_{REF(+)} and V_{REF(-)} to encompass the desired input range.

The MP7695 uses a two-step flash technique. The first segment converts the 4 MSBs and consists of 15 autobalanced comparators, latches, an encoder, and buffer storage registers. The second segment converts the remaining 6 LSBs.



SIMPLIFIED BLOCK AND TIMING DIAGRAM





ORDERING INFORMATION

Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
Plastic Dip	–40 to +85°C	MP7695AN	±1	1 1/4
SOIC	–40 to +85°C	MP7695AS	±1	1 1/4
Ceramic Dip	–40 to +85°C	MP7695AD	±1	1 1/4
Ceramic Dip	–55 to +125°C	MP7695SD*	±1	1 1/4

*Contact factory for non-compliant military processing

PIN CONFIGURATIONS





24 Pin SOIC (EIAJ, 0.335") R24

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	DB3	Data Output Bit 3
2	DB4	Data Output Bit 4
3	DB5	Data Output Bit 5
4	DB6	Data Output Bit 6
5	DB7	Data Output Bit 7
6	DGND	Digital Ground
7	DV _{DD}	Digital V _{DD}
8	CLK	Clock Input
9	ŌĒ	Output Enable (Active Low)
10	DB8	Data Output Bit 8
11	DB9	Data Output Bit 9 (MSB)
12	OFW	Overflow Output

PIN NO.	NAME	DESCRIPTION
13	V _{REF(+)}	Upper Reference Voltage
14	V _{REF(-)}	Lower Reference Voltage
15	R1	Reference Ladder Tap
16	R2	Reference Ladder Tap
17	R3	Reference Ladder Tap
18	V _{IN}	Analog Signal Input
19	AGND	Analog Ground
20	AV _{DD}	Analog V _{DD}
21	AGND	Analog Ground
22	DB0	Data Output Bit 0 (LSB)
23	DB1	Data Output Bit 1
24	DB2	Data Output Bit 2







ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: $AV_{DD} = DV_{DD} = 5 V$, $F_S = 1 MHz$ (50% Duty Cycle),

 $V_{REF(+)} = 4.6, V_{REF(-)} = AGND, T_A = 25^{\circ}C$

			25°C	;	Tmin	to Tmax		
Parameter	Symbol	Min	Тур	Max	Min		Units	Test Conditions/Comments
KEY FEATURES								
Resolution Sampling Rate	Fs	10 .001		1	10 .001	1	Bits MHz	For Rated Performance
	.3					•		
ACCURACY ²								
Differential Non-Linearity	DNL							
AN, AS, AD				<u>+</u> 3/4		<u>+</u> 3/4	LSB	99.2% of Codes
Integral Non-Linearity	INL			<u>+</u> 1 1/4		<u>+</u> 1 1/4	LSB	100% of Codes
AN, AS, AD			<u>+</u> 3/4	2		2	LSB	Best Fit Line
Zero Scale Error	EZS		<u>+</u> 2				mV	
Full Scale Error	EFS		<u>+</u> 10				mV	
DYNAMIC ACCURACY ¹								Histogram Test
Differential Non-Linearity	DNL		<u>+</u> 1/2				LSB	F _{IN} = 7 kHz
,	DNL		<u>+</u> 1				LSB	$F_{IN} = 10 \text{ kHz}$
REFERENCE VOLTAGES								
Positive Ref. Voltage	V _{REF(+)}			AV _{DD}		AV _{DD}	V	
Negative Ref. Voltage	V _{REF(-)}	AGND		00	AGND	00	V	
Differential Ref. Voltage ⁵	V _{REF}	2.0		V _{DD}	3.0	V _{DD}	V	
Ladder Resistance Ladder Temp. Coefficient ¹	R _L	525	675	900	475	1200 3000	Ω ppm/°C	
Ladder Temp. Coefficient	R _{TCO}					3000	ppm/ C	
ANALOG INPUT ¹								
Input Voltage Range ⁷	V _{IN}	V _{REF(-)}		V _{RFF(+)}	V _{REF(-)}	V _{REF(+)}	V	
Input Capacitance ³	C _{IN}		60	KEI (1)		KEI (1)	pF	
Aperture Delay	t _{AP}		35				ns	
DIGITAL INPUTS								
Logical "1" Voltage	VIH	2.0			2.0		v	
Logical "0" Voltage	V _{IL}			0.8		0.8	V	
Leakage Currents	I _{IN}							V _{IN} =DGND to DV _{DD}
CLK OE (Internal Res to GND)		-5		<u>+</u> 100 30	-5	<u>+</u> 100 30	μΑ	
Input Capacitance		-5	5	30	-s	30	μA pF	
Clock Timing (See Figure 1.) ¹			5				F.	
Clock Period	t _S	1000			1000		ns	
Rise & Fall Time ⁴	t _R , t _F			10		10	ns	
"High" Time ⁶ "Low" Time ⁶	t _B	500		500,000		500,000	ns	
Low Time	t _S	500	;	500,000	500	500,000	ns	







ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

		25°C Tmin to Tmax						
Parameter	Symbol	Min	Тур	Max	Min	Max	Units	Test Conditions/Comments
DIGITAL OUTPUTS								C _{OUT} =15 pF
Logical "1" Voltage Logical "0" Voltage Tristate Leakage Data Hold Time (<i>See Figure 1.</i>) ¹ Data Valid Delay ¹ Data Enable Delay ¹ Data Tristate Delay ¹	Voh Vol Ioz ^t hld ^t dl ^t den t _{dhz}	DV _{DD} -0.5 0	30 70 25 15	0.4 <u>+</u> 5	DV _{DD} -0.5 20	0.4 <u>+</u> 10 90 50 35	V V μA ns ns ns ns	$I_{LOAD} = 2 \text{ mA}$ $I_{LOAD} = 4 \text{ mA}$ $V_{OUT} = DGND \text{ to } DV_{DD}$
POWER SUPPLIES ⁸ Operating Voltage (AV _{DD} , DV _{DD}) Current (AV _{DD} + DV _{DD})	V _{DD} I _{DD}	4	5 6	6.5 10	4	6.5 12	V mA	V _{IN} = 2 V

NOTES:

Guaranteed. Not tested.

2 Tester measures code transition voltages by dithering the voltage of the analog input (V_{IN}). The difference between the measured code width and the ideal value (V_{REF}/1024) is the DNL error (see Figure 3.). The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage (See Figure 4.).

3 See VIN input equivalent circuit (see Figure 5.).

4 Clock specification to meet aperture specification (t_{AP}). Actual rise/fall time can be less stringent with no loss of accuracy.

5 Specified values guarantee functional device. Refer to other parameters for accuracy.

6 System can clock MP7695 with any duty cycle as long as all timing conditions are met.

7 Input range where input is converted correctly into binary code. Input voltage outside specified range converts to zero or full scale output.

8 AV_{DD} & DV_{DD} are connected through silicon substrate. Connect together at package.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2, 3}

V _{DD} (to GND)	+7 V
V _{REF(+)} & V _{REF(-)}	GND –0.5 to V _{DD} +0.5 V
V _{IN}	GND –0.5 to V _{DD} +0.5 V
All Inputs	GND –0.5 to V _{DD} +0.5 V
All Outputs	GND –0.5 to V _{DD} +0.5 V

Storage Temperature
Lead Temperature (Soldering 10 seconds) +300°C
Package Power Dissipation Rating to 75°C
CDIP, PDIP, SOIC 1000mW
Derates above 75°C 13mW/°C

NOTES:


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100 μ s. V_{DD} refers to AV_{DD} and DV_{DD}. GND refers to AGND and DGND.

3













Figure 1. MP7695 Timing Diagram



MP7695

Figure 2. Output Enable/Disable Timing Diagram







THEORY OF OPERATION

MP7695

Analog-to-Digital Conversion

The MP7695 converts analog voltages into 1024 digital codes by encoding the outputs of 15 coarse and 67 fine comparators. Digital logic is used to generate the overflow bit. The conversion is synchronous with the clock and is accomplished in 2 clock periods.

The reference resistance ladder is a series of 1025 resistors. The first and the last resistor of the ladder are half the value of the others so that the following relations apply:

 $R_{REF} = 1024 * R$ $V_{REF} = V_{REF(+)} - V_{REF(-)} = 1024 * LSB$




Figure 6. MP7695 Comparators


The clock signal generates the two internal phases, ϕ_B (CLK high) and ϕ_S (CLK low = sample) (*See Figure 6.*). The rising edge of the CLK input marks the end of the sampling phase (ϕ_S). Internal delay of the clock circuitry will delay the actual instant when ϕ_S disconnects the latches from the comparators. This delay is called aperture delay (t_{AP}).

The coarse comparators make the first pass conversion and select a ladder range for the fine comparators. The fine comparators are connected to the selected range during the next ϕ_B phase.

Accuracy of Conversion: DNL and INL

Rev. 2.00

The transfer function for an ideal A/D converter is shown in *Figure 7.*



Z EXAR

Figure 7. Ideal A/D Transfer Function

The overflow transition (V_{OFW}) takes place at:

 $V_{IN} = V_{OFW} = V_{REF(+)} - 0.5 * LSB$

The first and the last transitions for the data bits take place at:

 $V_{IN} = V001 = V_{REF(-)} + 0.5 * LSB$

 $V_{IN} = V_{3FF} = V_{REF(+)} - 1.5 * LSB$ LSB = $V_{REF} / 1024 = (V_{3FF} - V_{001}) / 1022$

Note that the overflow transition is a flag and has no impact on the data bits.




Figure 8. Real A/D Transfer Curve

In a "real" converter, the code-to-code transitions don't fall exactly every $V_{REF}/1024$ volts.

A positive DNL (Differential-Non-Linearity) error means that the real width of a particular code is larger than 1 LSB. This error is measured in fractions of LSB's.

A Max DNL specification guarantees that ALL code widths (DNL errors) are within the stated value. A specification of Max DNL = \pm 0.5 LSB means that all code widths are within 0.5 and 1.5 LSB. If V_{REF} = 4.608 V then 1 LSB = 4.5 mV and every code width is within 2.25 and 6.75 mV.

The formulas for Differential Non-linearity (DNL), Integral Non-Linearity (INL) and zero and full scale errors (E_{ZS} , E_{FS}) are:

DNL (001) = V002 - V001 - LSB

 E_{FS} (full scale error) = $V3_{FF} - [V_{REF(+)} - 1.5 * LSB]$

 E_{ZS} (zero scale error) = $V_{001} - [V_{REF(-)} + 0.5 * LSB]$

Τ(¢)Μ







Figure 8. shows the zero scale and full scale error terms.

Figure 4. gives a visual definition of the INL error. The chart shows a 3 bit converter transfer curve with greatly exaggerated DNL errors to show the deviation of the real transfer curve from the ideal one.

After a tester has measured all the transition voltages, the computer draws a line parallel to the ideal transfer line. By definition the Best Fit Line makes equal the positive and and the negative INL errors. For example, an INL error of -1 to +2 LSB's relative to the Ideal Line would be ± 1.5 LSB's relative to the Best Fit Line.

Clock and Conversion Timing

A system will clock the MP7695 continuously or it will give clock pulses intermittently when a conversion is desired. The timing of *Figure 9a* shows normal operation, while the timing of *Figure 9b* keeps the MP7695 in balance and ready to sample the analog input.




Figure 9. Relationship of Data to Clock

Analog Input

The MP7695 has very flexible input range characteristics. The user may set $V_{REF(+)}$ and $V_{REF(-)}$ to two fixed voltages and then vary the input DC and AC levels to match the V_{REF} range. Another method is to first design the analog input circuitry and then adjust the reference voltages for the analog input range. One advantage is that this approach may eliminate the need for external gain and offset adjust circuitry which may be required by fixed input range A/Ds.

The MP7695's performance is optimized by using analog input circuitry that is capable of driving the A_{IN} input. *NO TAG* shows the equivalent circuit for A_{IN}.

Reference Voltages

The input/output relationship is a function of V_{REF}:

$$\begin{split} A_{IN} &= V_{IN} - V_{REF(-)} \\ V_{REF} &= V_{REF(+)} - V_{REF(-)} \\ DATA &= 1023 * (A_{IN}/V_{REF}) \end{split}$$

A system can increase total gain by reducing V_{REF}.

Digital Interfaces

The logic encodes the outputs of the comparators into a binary code and latches the data in a D-type flip-flop for output. The input \overline{OE} controls the output buffers in an asynchronous mode.

ŌĒ	OFW	DB9 – DB0
1	Valid	High Z
0	Valid	Valid

Table 1. Output Enable Logic

The functional equivalent of the MP7695 (*Figure 10.*) is composed of:

- 1) Delay stage (t_{AP}) from the clock to the sampling phase (ϕ_S) .
- 2) An ideal analog switch which samples V_{IN}.
- An ideal A/D which tracks and converts V_{IN} with no delay.
- A series of two DFF's with specified hold (t_{HLD}) and delay (t_{DL}) times.

 $t_{AP}, t_{HLD} \, \text{and} \, t_{DL}$ are specified in the Electrical Characteristics table.





Figure 10. MP7695 Functional Equivalent Circuit and Interface Timing





CHARACTERIZATION CHARTS

(Unless Otherwise Specified: $AV_{DD} = DV_{DD} = 5 V$, $F_S = 1 MHz$ (50% Duty Cycle), $V_{REF(+)} = 4.6$, $V_{REF(-)} = AGND$, $T_A = 25^{\circ}C$












Figure 11. Typical Circuit Connections

The following information will be useful in maximizing the performance of the MP7695.

- 1. All signals should not exceed AV_{DD} +0.5 V or AGND –0.5 V or DV_{DD} +0.5 V or DGND –0.5 V.
- 2. Any input pin which can see a value outside the absolute maximum ratings (AV_{DD} or DV_{DD}+0.5 V or AGND -0.5 V) should be protected by diode clamps (HP5082-2835) from input pin to the supplies. All MP7684A inputs have input protection diodes which will protect the device from short transients outside the supply ranges.
- 3. The design of a PC board will affect the accuracy of MP7695. Use of wire wrap is not recommended.
- 4. The analog input signal (V_{IN}) is quite sensitive and should be properly routed and terminated. It should be shielded from the clock and digital outputs so as to minimize cross coupling and noise pickup.
- 5. The analog input should be driven by a low impedance (less than 50Ω).
- Analog and digital ground planes should be substantial and common at one point only. The ground plane should act as a Rev. 2.00


shield for parasitics and not a return path for signals. To reduce noise levels, use separate low impedance ground paths. *DGND should not be shared with other digital circuitry*. If separate low impedance paths cannot be provided, DGND should be connected to AGND next to the MP7695.

- 7. DV_{DD} should not be shared with other digital circuitry to avoid conversion errors caused by digital supply transients. DV_{DD} for the MP7695 should be connected to AV_{DD} next to the MP7695.
- 8. DV_{DD} and AV_{DD} are connected inside the MP7695 through the N – doped silicon substrate. Any DC voltage difference between DV_{DD} and AV_{DD} will cause undesirable internal currents.
- 9. Each power supply and reference voltage pin should be decoupled with a ceramic $(0.1\mu F)$ and a tantalum $(10\mu F)$ capacitor as close to the device as possible.
- 10. The digital output should not drive long wires. The capacitive coupling and reflection will contribute noise to the conversion. When driving distant loads, buffers should be used.





24 LEAD CERAMIC DUAL-IN-LINE (300 MIL CDIP) DN24



	INCHES		MILLIN	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
А		0.200		5.08		
b	0.014	0.023	0.356	0.584	_	
b ₁	0.038	0.065	0.965	1.65	2	
с	0.008	0.015	0.203	0.381	—	
D		1.280		32.51	4	
Е	0.220	0.310	5.59	7.87	4	
E ₁	0.290	0.320	7.37	8.13	7	
е	0.1	00 BSC	2.54 BSC		5	
L	0.125	0.200	3.18	5.08	_	
L ₁	0.150		3.81			
Q	0.015	0.060	0.381	1.52	3	
S		0.098		2.49	6	
S ₁	0.005		0.13		6	
α	0°	15°	0°	15°		


NOTES


- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one and is within the shaded area shown.
- 2. The minimum limit for dimension b_1 may be 0.023 (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. The basic lead spacing is 0.100 inch (2.54 mm) between centerlines.
- 6. Applies to all four corners.
- 7. This is measured to outside of lead, not center.





24 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) NN24






	INC	HES	MILLIN	IETERS
SYMBOL	MIN	МАХ	MIN	MAX
А		0.200		5.08
A ₁	0.015		0.38	_
В	0.014	0.023	0.356	0.584
B ₁ (1)	0.038	0.065	0.965	1.65
С	0.008	0.015	0.203	0.381
D	1.16	1.280	29.46	32.51
E	0.295	0.325	7.49	8.26
E ₁	0.220	0.310	5.59	7.87
е	0.1	00 BSC	2.5	4 BSC
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q ₁	0.055	0.070	1.40	1.78
S	0.028	0.098	0.711	2.49

Note: (1) The minimum limit for dimensions B1 may be 0.023" (0.58 mm) for all four corner leads only.









	MILLIN	IETERS	INC	CHES
SYMBOL	MIN	МАХ	MIN	MAX
А	2.60	2.80	0.102	0.110
A1	0.2	2 (typ.)	0.00)8 (typ.)
В	0.3	0.50	.012	0.020
С	0.10	0.20	0.004	0.008
D	15.0	15.4	0.590	0.606
E	8.3	8.5	0.327	0.335
е	1.2	7 (typ.)	0.05	50 (typ.)
Н	11.5	12.1	0.453	0.477
L	0.8	1.2	0.031	0.047





Notes





Notes





Notes





NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright EXAR Corporation Datasheet April 1995 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

