

CMOS Programmable Input Range 8-Bit High Speed Analog-to-Digital Converter

## **FEATURES**

- Sampling Rates from 1 kHz to 20 MHz (MSPS)
- DNL better than 1/4 LSB from 1 kHz to 10 MHz
- DNL better than 1/2 LSB to 14 MHz
- Adjustable Input Range between GND and V<sub>DD</sub>
- Pin Compatible Upgrade of MP7690A
- Monotonic; No Missing Codes
- Single Power Supply (4 to 6 volt)
- Low Power CMOS (300 mW)
- ESD Protection: 4000 Volts Minimum
- Latch-Up Free

## BENEFITS

- Reduced Board Space (Small Package) and **Reduced External Parts**
- No External Sample/Hold Needed, Reducing System Cost and Improving Ease of Design
- Adjustable Input Range and Scaling

## **GENERAL DESCRIPTION**

The MP7690A is an 8-bit monolithic CMOS single step high speed Analog-to-Digital Converter designed for precision applications in video and data acquisition requiring conversion rates to 14 MHz with differential linearity error less than 1/2 LSB and low power consumption. The input architecture of the MP7690A allows direct interface to any analog input range between AGND and DV<sub>DD</sub> (0 to 2 V, 1 to 4 V, 0 to 5 V, etc.). The user simply sets  $V_{REF(+)}$  and  $V_{REF(-)}$  to encompass the desired input range.

The MP7690A includes 256 clocked comparators, encoders, 3-state output buffers, a reference ladder resistor and associated timing circuitry. An overflow bit (or flag) is provided.



## SIMPLIFIED BLOCK AND TIMING DIAGRAM



## **ORDERING INFORMATION**

| Package<br>Type | Temperature<br>Range | Part No.  | DNL<br>(LSB) | INL<br>(LSB) |
|-----------------|----------------------|-----------|--------------|--------------|
| Ceramic Dip     | –40 to +85°C         | MP7690AAD | ±1           | ±2           |
| Ceramic Dip     | –40 to +85°C         | MP7690ABD | ±3/4         | $\pm$ 1 3/4  |
| Ceramic Dip     | –55 to +125°C        | MP7690ASD | ±1           | ±2           |
| Ceramic Dip     | –55 to +125°C        | MP7690ATD | ±3/4         | ±1 3/4       |

## **PIN CONFIGURATION**

See Packaging Section for Package Dimensions



## **PIN OUT DEFINITIONS**

| PIN NO. | NAME                | DESCRIPTION                      |
|---------|---------------------|----------------------------------|
| 1       | 1/2R                | Center Point of Reference Ladder |
| 2       | AV <sub>DD</sub>    | Analog Power Supply Voltage      |
| 3       | AGND                | Analog Ground                    |
| 4       | AV <sub>DD</sub>    | Analog Power Supply Voltage      |
| 5       | V <sub>REF(-)</sub> | Lower Reference Voltage Input    |
| 6       | V <sub>IN</sub>     | Analog Input Voltage             |
| 7       | CLK                 | Sampling Clock Input             |
| 8       | DB7                 | Data Output Bit 7 (MSB)          |
| 9       | DB6                 | Data Output Bit 6                |
| 10      | DB5                 | Data Output Bit 5                |
| 11      | DB4                 | Data Output Bit 4                |
| 12      | DV <sub>DD</sub>    | Digital Power Supply Voltage     |
|         |                     |                                  |

| PIN NO. | NAME                | DESCRIPTION                   |
|---------|---------------------|-------------------------------|
| 13      | DGND                | Digital Ground                |
| 14      | DB3                 | Data Output Bit 3             |
| 15      | DB2                 | Data Output Bit 2             |
| 16      | DB1                 | Data Output Bit 1             |
| 17      | DB0                 | Data Output Bit 0 (LSB)       |
| 18      | OFW                 | Overflow Bit Output           |
| 19      | OE2                 | Output Enable Control Pin     |
| 20      | OE1                 | Output Enable Control Pin     |
| 21      | V <sub>REF(+)</sub> | Upper Reference Voltage Input |
| 22      | AV <sub>DD</sub>    | Analog Power Supply Voltage   |
| 23      | AGND                | Analog Ground Return          |
| 24      | AV <sub>DD</sub>    | Analog Power Supply Voltage   |
|         |                     |                               |





## ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified:  $AV_{DD} = DV_{DD} = 5 V$ ,  $F_S = 14.0 MHz$  (Duty Cycle: 1/3 Sample & 2/3 Balance),  $V_{REF(+)} = 4.1$ ,  $V_{REF(-)} = GND$ ,  $T_A = 25^{\circ}C$ 

| Parameter   | Symbol   | Min                  | 25 <sup>°</sup> С<br>Тур       | Max                            | Tmin te<br>Min       | o Tmax<br>Max                  | Units                                | Test Conditions/Comments                           |
|---|--|----------------------|--------------------------------|--------------------------------|----------------------|--------------------------------|--------------------------------------|--|
| KEY FEATURES  |  |                      |                                |                                |                      |                                |                                      |  |
| Resolution<br>Sampling Rate   | FS   | 8<br>0.001           |                                | 14                             | 8<br>0.001           | 14                             | Bits<br>MHz                          | For Specified Accuracy                             |
| ACCURACY (A, S Grades) <sup>1</sup>   |  |                      |                                |                                |                      |                                |                                      |  |
| Differential Non-Linearity<br>Integral Non-Linearity<br>(Relative Accuracy)<br>Zero Scale Error<br>Full Scale Error   | DNL<br>INL<br>EZS<br>EFS   |                      | 2<br>2                         | <u>+</u> 3/4<br><u>+</u> 1 1/2 |                      | <u>+</u> 1<br><u>+</u> 2       | LSB<br>LSB<br>LSB<br>LSB             | Best Fit Line<br>(Max INL – Min INL) / 2           |
| ACCURACY (B, T Grades) <sup>1</sup>   |  |                      |                                |                                |                      |                                |                                      |  |
| Differential Non-Linearity<br>Integral Non-Linearity<br>Zero Scale Error<br>Full Scale Error  | DNL<br>INL<br>EZS<br>EFS   |                      | 2<br>2                         | <u>+</u> 1/2<br><u>+</u> 1     |                      | <u>+</u> 3/4<br><u>+</u> 1 3/4 | LSB<br>LSB<br>LSB<br>LSB             | Best Fit Line                                      |
| DYNAMIC ACCURACY  |  |                      |                                |                                |                      |                                |                                      | Histogram Test                                     |
| Differential Non-Linearity  | DNL<br>DNL   |                      | <u>+</u> 0.30<br><u>+</u> 0.65 |                                |                      |                                | LSB<br>LSB                           | F <sub>IN</sub> = 1 MHz<br>F <sub>IN</sub> = 5 MHz |
| REFERENCE VOLTAGES  |  |                      |                                |                                |                      |                                |                                      |  |
| Positive Ref. Voltage <sup>2</sup><br>Negative Ref. Voltage<br>Ladder Resistance<br>Ladder Temp. Coefficient <sup>3</sup>   | V <sub>REF(+)</sub><br>V <sub>REF(-)</sub><br>R <sub>L</sub><br>R <sub>TCO</sub>             | GND<br>170           | 225                            | V <sub>DD</sub><br>300         | GND<br>130           | V <sub>DD</sub><br>330<br>3000 | V<br>V<br>Ω<br>ppm/°C                |  |
| ANALOG INPUT  |  |                      |                                |                                |                      |                                |                                      |  |
| Input Voltage Range<br>Input Impedance<br>Input Capacitance Sample <sup>4</sup><br>Aperture Delay<br>Aperture Uncertainty (Jitter)<br>Clock Kickback Pulse                          | V <sub>IN</sub><br>Z <sub>IN</sub><br>C <sub>INA</sub><br>t <sub>AP</sub><br>t <sub>AJ</sub> | V <sub>REF(-)</sub>  | 10<br>50<br>15<br>45<br>20     | V <sub>REF(+)</sub>            | V <sub>REF(-)</sub>  | V <sub>REF(+)</sub>            | V p-p<br>MΩ<br>pF<br>ns<br>ps<br>pAs | V <sub>REF</sub> = 4 V                             |
| DIGITAL INPUTS  |  |                      |                                |                                |                      |                                |                                      |  |
| Logical "1" Voltage<br>Logical "0" Voltage<br>Leakage Currents <sup>5</sup><br>CLK<br>OE2 (Internal Res to V <sub>DD</sub> ) <sup>6</sup><br>OE1 (Internal Res to GND) <sup>7</sup> | V <sub>IH</sub><br>V <sub>IL</sub><br>I <sub>IN</sub>  | 2.0<br>10<br>50<br>5 |                                | 0.8<br>10<br>5<br>50           | 2.0<br>10<br>50<br>5 | 0.8<br>10<br>5<br>50           | V<br>V<br>μΑ<br>μΑ                   | V <sub>IN</sub> =GND to V <sub>DD</sub>            |





## ELECTRICAL CHARACTERISTICS TABLE CONT'D

| Parameter   | Symbol                                   | Min                  | 25°C<br>Typ | Max                                  | Tmin to<br>Min             | Tmax<br>Max                          | Units                          | Test Conditions/Comments  |
|---|--|----------------------|-------------|--------------------------------------|----------------------------|--------------------------------------|--------------------------------|---|
| DIGITAL OUTPUTS   |  |                      |             |                                      |                            |                                      |                                | C <sub>OUT</sub> =15 pF   |
| Logical "1" Voltage<br>Logical "0" Voltage<br>Tristate Leakage<br>Data Valid Delay <sup>3</sup><br>Data Enable Delay <sup>3</sup><br>Data Tristate Delay <sup>3</sup> | Voh<br>Vol<br>Ioz<br>tdl<br>tden<br>tdhz | V <sub>DD</sub> -0.5 | 23          | 0.4<br><u>+</u> 10<br>33<br>20<br>20 | V <sub>DD</sub> -0.5<br>23 | 0.4<br><u>+</u> 20<br>35<br>25<br>25 | V<br>V<br>μA<br>ns<br>ns<br>ns | $I_{LOAD} = -4.0 \text{ mA}$<br>$I_{LOAD} = 4.0 \text{ mA}$<br>$V_{OUT}=GND \text{ to } V_{DD}$ |
| POWER SUPPLIES <sup>9</sup>   |  |                      |             |                                      |                            |                                      |                                |   |
| Operating Voltage (AV <sub>DD</sub> , DV <sub>DD</sub> )<br>Current (AV <sub>DD</sub> + DV <sub>DD</sub> )  | V <sub>DD</sub><br>I <sub>DD</sub>       | 4                    | 5           | 6<br>80                              | 4                          | 6<br>85                              | V<br>mA                        |   |
| AC PARAMETERS <sup>3</sup>  |  |                      |             |                                      |                            |                                      |                                | RMS/RMS<br>Measures   |
| Signal Noise Ratio <sup>10</sup>  | SNR<br>SNR                               |                      | 47<br>46    |                                      |                            |                                      | dB<br>dB                       | FS = 3X NTSC<br>FS = 4X NTSC  |
| Differential Gain Error<br>Differential Phase Error   | dG<br>dPh                                |                      | 2<br>1      |                                      |                            |                                      | %<br>Degree                    | FS = 3X NTSC  |

#### NOTES

Tester measures code transitions by dithering the voltage of the analog input ( $V_{IN}$ ). The difference between the measured and the ideal code width ( $V_{REF}$ /256) is the DNL error (*Figure 3.*). The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage (*Figure 4.*). Accuracy is a function of the sampling rate ( $F_S$ ).

<sup>2</sup> For best results it is recommended that the reference voltage be limited to ( $V_{DD}$  –0.5 V) maximum.

<sup>3</sup> Guaranteed. Not tested.

<sup>4</sup> See V<sub>IN</sub> input equivalent circuit (*Figure 5.*). Switched capacitor analog input requires driver with low output resistance.

All inputs have diodes to V<sub>DD</sub> and GND. Input OE1 has an internal pull down. Input OE2 has an internal pull up. Input DC currents will not exceed specified limits for any input voltage between GND and V<sub>DD</sub>.

<sup>6</sup> Internal resistor to V<sub>DD</sub> biases unconnected input to active high logical level.

7 Internal resistor to GND biases unconnected input to active low logical level.

<sup>8</sup> Condition to meet aperture delay specifications (t<sub>AP</sub>, t<sub>AJ</sub>). Actual rise/fall time can be less stringent with no loss of accuracy.

<sup>9</sup> DV<sub>DD</sub> and AV<sub>DD</sub> are connected through the silicon substrate. Connect together at the package and to the analog supply loop.

<sup>10</sup> SNR: Ratio of RMS signal to RMS noise up to  $1/2 F_{\rm S}$  in dB.

#### Specifications are subject to change without notice

## ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)<sup>1, 2</sup>

| V <sub>DD</sub> to GND                    | +7 V                               |
|---|------------------------------------|
| V <sub>REF(+)</sub> & V <sub>REF(-)</sub> | GND –0.5 to V <sub>DD</sub> +0.5 V |
| V <sub>IN</sub>                           | GND –0.5 to V <sub>DD</sub> +0.5 V |
| All Digital Inputs                        | GND –0.5 to V <sub>DD</sub> +0.5 V |
| All Digital Outputs                       | GND -0.5 to V <sub>DD</sub> +0.5 V |

| Storage Temperature65 to                 | v +150°C |
|--|----------|
| Lead Temperature (Soldering 10 seconds)  | +300°C   |
| Package Power Dissipation Rating to 75°C |          |
| CDIP                                     | 1100mW   |
| Derates above 75°C                       | 5mW/°C   |

#### NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.









Figure 1. MP7690A Timing Diagram

Figure 2. Output Enable/Disable Timing Diagram











### **Analog-to-Digital Conversion**

The MP7690A converts analog voltages into 256 digital codes by encoding the outputs of 255 comparators. A 256th comparator is used to generate the overflow bit. The conversion is synchronous with the clock and it is accomplished in 1.5 clock periods. Data is transferred from the comparator latches to the output registers each clock period and at the same time the input is sampled.

The clock signal generates the two internal phases,  $\phi_B$  (CLK high = balance) and  $\phi_S$  (CLK low = sample).  $\phi_B$  connects the comparators to the reference tap points.  $\phi_S$  connects the comparators to the analog input voltage.

The reference resistance ladder is a series of 257 resistors. The first and the last resistor of the ladder are half the value of the others so that the following relations apply:

$$R_{REF} = 256 * R$$
  $V_{REF} = V_{REF(+)} - V_{REF(-)} = 256 * LSB$ 



Figure 6. MP7690A Comparator

The MP7690A comparators use the balance phase ( $\varphi_B$ ) to charge one plate of the capacitors to the reference ladder tap point (V<sub>TAP</sub>) and the other to the inverter/comparator trigger point. During the sample phase ( $\varphi_S$ ) one plate of the capacitors switches to V<sub>IN</sub>. The change in voltage (V<sub>IN</sub> – V<sub>TAP</sub>) transfers across the capacitors and forces the inverters into one of the two possible logic states. Latches (connected to the comparators during  $\varphi_S$ ) restore and propagate the digital level to the decode logic.

The rising edge of the CLK input marks the end of the sampling phase ( $\phi_S$ ). Internal delay of the clock circuitry will delay the actual instant when  $\phi_S$  disconnects the latches from the comparators. This delay is called aperture delay ( $t_{AP}$ ).

The aperture delay may vary from one cycle to the next. Internal thermal noise, power supply noise and slow input clock edges are major contributors to this variation. The aperture jitter  $(t_{A,J})$  is the variation of the aperture delay distribution.

This uncertainty shows as digital code errors if the input slew rate multiplied by  $t_{AJ}$  is of the same order of magnitude as the

LSB. That is, if (dv/dt) \*  $t_{AJ}\approx V_{REF}/256$  then one LSB of error results.

**ZPEXAR** 

#### Accuracy of Conversion: DNL and INL

The transfer function for an ideal A/D converter is shown in *Figure 7.* 



Figure 7. Ideal A/D Transfer Function

The overflow transition (V<sub>0FW</sub>) takes place at:

 $V_{IN} = V_{0FW} = V_{REF(+)} - 0.5 * LSB$ 

The first and the last transitions for the data bits take place at:

 $V_{IN} = V_{01} = V_{REF(-)} + 0.5 * LSB$ 

 $V_{IN} = V_{FF} = V_{REF(-)} - 1.5 * LSB$ 

LSB =  $V_{REF}$  / 256 = ( $V_{FF} - V_{01}$ ) / 254

Note that the overflow bit has no impact on the data bits. DIGITAL

#### CODES



In a "real" converter, the code-to-code transitions are not always exactly every  $V_{\text{RFF}}/256$  volts.

A positive DNL (Differential Non-Linearity) error means that the real width of a particular code is larger than 1 LSB. This error is measured in fractions of LSB's.

A Max DNL specification guarantees that ALL code widths (DNL errors) are within the stated values. A specification of Max DNL =  $\pm$  0.5 LSB means that all codes are within 0.5 and 1.5 LSB. If V<sub>REF</sub> = 4.096 V then 1 LSB = 16mV and every code width is between 8 and 24 mV.





The formulas for Differential Non-linearity (DNL), Integral Non-Linearity (INL) and zero and full scale errors (EZS, EFS) are:

DNL (01) = V02 - V01 - LSB

 $DNL (FE) = V_{FF} - V_{FE} - LSB$ 

EFS (full scale error) =  $V_{FF} - [V_{REF(+)} - 1.5 * LSB]$ 

EZS (zero scale error) =  $V01 - [V_{REF(-)} + 0.5 * LSB]$ 

Figure 8. shows the zero scale and full scale error terms.

Systems that adjust the  $V_{REF}$  voltages to correct for EFS and EZS only increase the accuracy at the two extreme points. In the MP7690A, such adjustments have little impact at frequencies lower than 10 MHz and generally are not required. Refer to the characterization data for temperature and frequency dependence.

*Figure 4.* gives a visual definition of the INL error. The chart shows a 3 bit converter transfer curve with greatly exaggerated DNL errors to show the deviation of the real transfer curve from an ideal one.

INL is specified in terms of best fit line. Best fit line makes the INL+ and INL- errors equal by using the algebraic sum divided by 2. For example, an INL error of -1 to +2 LSB's relative to the Ideal Line would be  $\pm 1.5$  LSB's relative to the Best Fit Line.



Figure 9. Relationship of Data to Clock

## **Clock and Conversion Timing**

A system will clock the MP7690A (*Figure 9b.*) continuously or it will give clock pulses intermittently when a conversion is desired. The timing of *Figure 9b.* keeps the MP7690A comparators in balance and ready to sample the analog input. This mode draws the most current from V<sub>DD</sub>. The timing of *Figure 9c.* leaves the comparator inputs floating (and AC coupled to the V<sub>IN</sub> input) and a balance phase is needed before a valid sampling phase. In this mode, I<sub>DD</sub> varies because of the floating comparator inputs.

### **Analog Input**

The MP7690A has very flexible input range characteristics. The user may set V<sub>REF(+)</sub> and V<sub>REF(-)</sub> to two fixed voltages and then vary the input DC and AC levels to match the V<sub>REF</sub> range. Another method is to first design the analog input circuitry and then adjust the reference voltages for the analog input range. One advantage is that this approach may eliminate the need for external gain and offset adjust circuitry which may be required by fixed input range A/Ds.

The MP7690A's performance is optimized by using analog input circuitry that is capable of driving the  $A_{\rm IN}$  input.

### **Reference Voltages**

If the input bandwidth is limited to the Nyquist region ( $F_{IN} < F_S/2$ ) then the two reference voltages can be set at any two values between the supplies.  $V_{REF}$  (their difference) can be reduced down to 1.5 volts with minor change in accuracy. If the input bandwidth exceeds  $F_S/2$ , then it is recommended that <u>VREF be lower than V\_DD/2</u>.

If  $\mathsf{V}_{\mathsf{REF}}$  is reduced below 1.5 V, accuracy will be degraded due to the decreased signal-to-noise ratio.

The input/output relationship is a function of V<sub>REF</sub>:

$$\begin{split} A_{IN} = V_{IN} - V_{REF(-)} \\ V_{REF} = V_{REF(+)} - V_{REF(-)} \\ DATA = 255 * (A_{IN}/V_{REF}) (Full Scale) \end{split}$$

a) Gain adjustment. A system can increase total gain by reducing  $V_{\text{REF}}$ 

b) **Increasing dynamic range**. A system can increase dynamic range by using DACs to control V<sub>REF</sub> and by "focusing" on input ranges of interest. In digitizing "static" information (an image in a scanner) a first digitization would point to the input range in which most of the output codes fall. The system can then adjust the DACs to generate VR<sub>EF(+)</sub> and V<sub>REF(-)</sub> to include just the range of interest for the second and final pass.

c) **Subranging; increasing resolution**. Where practical, multiple passes at different  $V_{REF}$  ranges can increase resolution without changing hardware. A system needs to make four passes to increase the resolution to 10 bits. The merg-





ing of the data from the four passes can create DNL errors at the borders of the ranges. One solution is to "overlap" the ranges and to use software methods to properly merge the ranges.

## **Digital Interfaces**

The logic encodes the 255 input bits into a binary code and latches the data in a D-type flip-flop for output. The inputs  $\overline{OE1}$  and OE2 control the output buffers in an asynchronous mode.

The functional equivalent of the MP7690A (*Figure 10.*) is composed of:

- 1) Delay stage  $(t_{AP})$  from the clock to the sampling phase  $(\phi_S)$ .
- 2) An A/D which tracks and converts  $V_{\mbox{\rm IN}}$  with no delay.
- A DFF (D type flip-flop) with specified hold (t<sub>HLD</sub>) and de lay (t<sub>DL</sub>) times. t<sub>AP</sub>, t<sub>HLD</sub> and t<sub>DL</sub> are specified in the Electrical Characteristics table.

| OE1 | OE2 | OFW    | DB7–DB0 |
|-----|-----|--------|---------|
| Х   | 0   | High Z | High Z  |
| 1   | 1   | Valid  | High Z  |
| 0   | 1   | Valid  | Valid   |

### Table 1. Output Enable Logic

If an external DFF is to follow the MP7690A, it is recommended that the system latches the data at the negative going edge of the clock. This will work at any frequency. If the system must latch with the positive going edge then care must be taken to avoid the overlay of the clock edge with the changing outputs.

If a latch follows the ADC, the positive half of the clock used as an enable signal for the latch guarantees stable output at the end of the enable pulse.



## Figure 10. MP7690A Functional Equivalent Circuit and Interface Timing









Figure 11. Typical Circuit Connections

The following information will be useful in maximizing the performance of the MP7690A.

- 1. All signals should not exceed AV\_{DD} +0.5 V or AGND –0.5 V or DV\_{DD} +0.5 V.
- Any input pin which can see a value outside the absolute maximum ratings (AV<sub>DD</sub> or DV<sub>DD</sub>+0.5 V or AGND –0.5 V) should be protected by diode clamps (HP5082-2835) from input pin to the supplies. All MP7684A inputs have input protection diodes which will protect the device from short transients outside the supply ranges.
- 3. The design of a PC board will affect the accuracy of MP7690A. Use of wire wrap is not recommended.
- 4. The analog input signal ( $V_{IN}$ ) is quite sensitive and should be properly routed and terminated. It should be shielded from the clock and digital outputs to minimize cross coupling and noise pickup.
- 5. The analog input should be driven by a low impedance (less than 50 $\Omega$ ).

- Analog and digital ground planes should be substantial and common at one point only. The ground plane should act as a shield for parasitics and not a return path for signals. To reduce noise levels, use separate low impedance ground paths.
- <u>DV<sub>DD</sub></u> should not be shared with other digital circuitry to avoid conversion errors caused by digital supply transients. DV<sub>DD</sub> should be connected to AV<sub>DD</sub> next to the MP7690A.
- 8.  $DV_{DD}$  and  $AV_{DD}$  are connected inside the MP7690A through the N doped silicon substrate. Any DC voltage difference between  $DV_{DD}$  and  $AV_{DD}$  will cause undesirable internal currents.
- 9. Each power supply and reference voltage pin should be decoupled with a ceramic  $(0.1\mu F)$  and a tantalum  $(10\mu F)$  capacitor as close to the device as possible.
- The digital output should not drive long wires. The capacitive coupling and reflection will contribute noise to the conversion. When driving distant loads, buffers should be used.





CHARACTERIZATION CHARTS (Unless Otherwise Specified:  $AV_{DD} = DV_{DD} = 5 V$ ,  $F_S = 14 MHz$  (50% Duty Cycle),  $V_{REF(+)} = 4.1 V$ ,  $V_{REF(-)} = GND$ ,  $T_A = 25^{\circ}C$ 



Accuracy (DNL/INL) vs. Sampling Rate (FS)

Graph 1.





Graph 2.



Accuracy (DNL/INL) vs. Reference Voltage (VREF) vs. Sampling Rate (FS = 10, 14 MHz) (VIN p-p = VREF)





Dynamic (DNL/INL) vs. Input Sinewave (FIN) vs. Sampling Rate (FS = 10, 14 MHz)

Graph 4.





## 24 LEAD CERAMIC DUAL-IN-LINE (300 MIL CDIP) DN24



|                | INCHES |        | MILLIN |       |       |
|----------------|--------|--------|--------|-------|-------|
| SYMBOL         | MIN    | MAX    | MIN    | MAX   | NOTES |
| А              |        | 0.200  |        | 5.08  |       |
| b              | 0.014  | 0.023  | 0.356  | 0.584 | —     |
| b <sub>1</sub> | 0.038  | 0.065  | 0.965  | 1.65  | 2     |
| С              | 0.008  | 0.015  | 0.203  | 0.381 |       |
| D              |        | 1.280  |        | 32.51 | 4     |
| Е              | 0.220  | 0.310  | 5.59   | 7.87  | 4     |
| E <sub>1</sub> | 0.290  | 0.320  | 7.37   | 8.13  | 7     |
| е              | 0.1    | 00 BSC | 2.5    | 4 BSC | 5     |
| L              | 0.125  | 0.200  | 3.18   | 5.08  | _     |
| L <sub>1</sub> | 0.150  |        | 3.81   |       | —     |
| Q              | 0.015  | 0.060  | 0.381  | 1.52  | 3     |
| S              |        | 0.098  |        | 2.49  | 6     |
| S <sub>1</sub> | 0.005  |        | 0.13   |       | 6     |
| α              | 0°     | 15°    | 0°     | 15°   |       |

## NOTES

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one and is within the shaded area shown.
- 2. The minimum limit for dimension  $b_1$  may be 0.023 (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. The basic lead spacing is 0.100 inch (2.54 mm) between centerlines.
- 6. Applies to all four corners.
- 7. This is measured to outside of lead, not center.





## NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright EXAR Corporation Datasheet April 1995 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

