

6-Bit High Speed Analog-to-Digital Converter



#### **FEATURES**

- Sampling Rates from 0.001 to 25 MHz (MSPS)
- Interface to any Input Range between GND and V<sub>DD</sub>
- Pipeline Mode (Pin Compatible Upgrade of MP7682)
- One Shot Mode
- Monotonic; No Missing CodesSingle Power Supply (4 to 6 volt)
- Low Power CMOS (135 mW typ.)
- ESD Protection: 4000 Volts Minimum
- Latch-Up Free
- 3 V Version: MP76L86

#### **BENEFITS**

- Highest Conversion Speed at Low Power
- . Most Flexible Input Range of any A/D Available
- No Sample/Hold Needed
- Easy Ping-Ponging for 40 MSPS System


#### **GENERAL DESCRIPTION**

The MP7686 is a 6-bit monolithic CMOS single step high speed Analog-to-Digital Converter designed for precision 6-bit applications in video, scanning and data acquisition requiring conversion rates to 25 MHz. Differential Linearity error is less than 1/2 LSB at 20 MHz, and power consumption is 135 mW typical. A unique feature of this converter is its ability to do a complete conversion with just two clock edges (one clock pulse), by setting MODE low. When MODE is set high, the device behaves like a standard pipelined converter, requiring 3 clock edges (two clock pulses) to complete the conversion, compatible with the MP7682.

Another feature of MP7686 is its unique input architecture which eliminates the need for an input track and hold and allows full scale input ranges from about 1 to 5 volts peak-to-peak, referred to ground or offset. The user simply sets  $V_{REF(-)}$  and  $V_{REF(+)}$  to encompass the desired input range.

MP7686 includes 64 auto-balanced clocked comparators, an encoder, 3-state output buffers, a reference resistor ladder, and associated timing circuitry. An overflow bit (or flag) has been provided to make it possible to achieve 7-bit resolution by connecting two devices in parallel. In normal operation, this flag has no effect on the data bits.

#### SIMPLIFIED BLOCK AND TIMING DIAGRAM








#### ORDERING INFORMATION

Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
Plastic Dip	–40 to +85°C	MP7686JN	土1 1/4	2
Plastic Dip	–40 to +85°C	MP7686KN	±1	1 1/4
SOIC	−40 to +85°C	MP7686JS	±1 1/4	2
SOIC	–40 to +85°C	MP7686KS	±1	1 1/4
Ceramic Dip	–40 to +85°C	MP7686JD	±1 1/4	2
Ceramic Dip	-40 to +85°C	MP7686KD	±1	1 1/4

#### **PIN CONFIGURATIONS**

See Packaging Section for Package Dimensions



18 Pin CDIP, PDIP (0.300") D18, N18

18 Pin SOIC (Jedec, 0.300") S18

#### **PIN OUT DEFINITIONS**

PIN NO.	NAME	DESCRIPTION			
1	DB5	Data Output Bit 5 (MSB)			
2	OFW	Digital Output Overflow			
3	GND	Ground			
4	MODE	Mode Select			
5	OE2	Output Enable Control			
6	OE1	Output Enable Control			
7	CLK	Clock Input			
8	PHASE	Sampling Clock Phase Control			
9	V <sub>REF(+)</sub>	Positive Reference Voltage Pin			
1					

PIN NO.	NAME	DESCRIPTION
10	V <sub>REF(-)</sub>	Negative Reference Voltage Pin
11	$V_{IN}$	Analog Input
12	$V_{DD}$	Power Supply
13	DB0	Data Output Bit 0 (LSB)
14	DB1	Data Output Bit 1
15	DB2	Data Output Bit 2
16	V <sub>REF (CTR)</sub>	R Ladder Mid Point
17	DB3	Data Output Bit 3
18	DB4	Data Output Bit 4





### **ELECTRICAL CHARACTERISTICS TABLE**

Unless Otherwise Specified: V<sub>DD</sub> = 5 V, F<sub>S</sub> = 20 MHz (Duty Cycle: 1/3 Sample, 2/3 Balance),

 $V_{REF(+)} = 4.6, V_{REF(-)} = GND, T_A = 25^{\circ}C$ 

		25°C			Tmin to Tmax			
Parameter	Symbol	Min	Typ Max	Min	Max	Units	Test Conditions/Comments	
KEY FEATURES								
Resolution		6		6		Bits		
Sampling Rate	F <sub>S</sub>	0.001	20	0.001	15	MHz	For specified accuracy	
							,	
ACCURACY (J, S Grades) <sup>1</sup>								
Differential Non-Linearity	DNL		<u>+</u> 3/4		<u>+</u> 1 1/4	LSB		
Integral Non-Linearity	INL		1 1/2		2	LSB	Best Fit Line	
(Relative Accuracy) Zero Scale Error	EZS		. 2			LSB	(Max INL – Min INL) / 2	
Full Scale Error	EFS		<u>+</u> 2 <u>+</u> 2			LSB		
	LFS		<u> </u>	-		LSB		
ACCURACY (K, T Grades) <sup>1</sup>								
Differential Non-Linearity	DNL		<u>+</u> 1/2		<u>+</u> 1	LSB		
Integral Non-Linearity	INL		1		1 1/4	LSB	Best Fit Line	
Zero Scale Error	EZS		<u>+</u> 2			LSB		
Full Scale Error	EFS		<u>+</u> 2			LSB		
REFERENCE VOLTAGES								
Positive Ref. Voltage	V		$V_{DD}$		$V_{DD}$	V		
Negative Ref. Voltage	V <sub>REF(+)</sub> V <sub>REF(-)</sub>	GND	<b>V</b> DD	GND	V DD	V		
Differential Ref. Voltage <sup>3</sup>	V <sub>REF</sub>	1.0	V <sub>DD</sub> -GNE		V <sub>DD</sub> -GND	V		
Ladder Resistance	RL	175	230 270	160	300	Ω		
Ladder Temp. Coefficient <sup>2</sup>	R <sub>TCO</sub>				3000	ppm/°C		
ANALOG INPUT <sup>2</sup>								
Input Voltage Range	V <sub>IN</sub>	V <sub>REF(-)</sub>	V <sub>REF(+)</sub>	V <sub>REF(-)</sub>	V <sub>REF(+)</sub>	V p-p		
Input Capacitance <sup>5</sup>	CIN	· KEF(-)	20	· KEF(-)	· KEF(+)	pF		
Aperture Delay	t <sub>AP</sub>		15			ns		
Aperture Uncertainty (Jitter)	t <sub>AJ</sub>		50			ps		
Clock Kickback Pulse			10			pAs	See Figure 5.	
DIGITAL INPUTS								
Logical "1" Voltage	V <sub>IH</sub>	2		2		V		
Logical "0" Voltage	V <sub>IL</sub>		0.8		0.8	V		
Leakage Currents <sup>6</sup>	I <sub>IN</sub>						$V_{IN}$ =GND to $V_{DD}$	
CLK		-1	1	-1	1	μΑ		
OE2		-20 20	1	-20	1	μA 		
Phase Mode		-20 -20	1 1	-20 -20	1 1	μA μA		
OE1			20	-20 -1	20	μA μA		
Input Capacitance <sup>2</sup>	C <sub>IND</sub>	'	5	'	20	pF		
Clock Timing (See Figure 1.)	שוויי					'		
Clock Period	t <sub>S</sub>	50		66		ns		
Rise & Fall Time	$t_R$ , $t_F$		5		5			
"High" Time (Auto-Balance)	t <sub>H</sub>	25	<b>500.000</b>	33	F00 000	ns	Phase=0, Mode=1	
"Low" Time (Sampling)	t∟	25	500,000	33	500,000	ns	Phase=0, Mode=1	





#### ELECTRICAL CHARACTERISTICS TABLE CONT'D

			25°C		Tmin to Tmax			
Parameter	Symbol	Min	Тур	Max	Min	Max	Units	Test Conditions/Comments
DIGITAL OUTPUTS								
Logical "1" Voltage	V <sub>OH</sub>	V <sub>DD</sub> -0.5			V <sub>DD</sub> -0.5		V	I <sub>LOAD</sub> = 4 mA
Logical "0" Voltage	$V_{OL}$			0.4		0.4	V	$I_{LOAD} = 2.0 \text{ mA}$
3-state Leakage	loz	-10		10	-15	15	μΑ	$V_{OUT} = GND$ to $V_{DD}$
Data Enable Delay	$t_{DEN}$		18	22		25	ns	
Data 3-state Delay	$t_{DHZ}$		18	22		25	ns	
Pipeline Mode (See Figure 6.)								Phase=0, Mode=1
Data Hold Time <sup>2</sup>	$t_{HLD}$	15	22		15		ns	
Data Valid Delay <sup>2</sup>	$t_{DL}$		30	40		40	ns	
One-Shot Mode (See Figure 7.)								Phase=0, Mode=0
Data Hold Time <sup>2</sup>	$t_{HLD}$	13	19		10		ns	
Data Valid Delay <sup>2</sup>	t <sub>DL</sub>		30	37		40	ns	
POWER SUPPLIES								
Operating Voltage	$V_{DD}$	4		6	4	6	V	
Current	I <sub>DD</sub>		27	35	-	40	mA	
AC PARAMETERS <sup>2</sup>								RMS/RMS
								Measures
Signal Noise Ratio <sup>10</sup>	SNR		36				dB	F <sub>IN</sub> = 5 MHz
Harmonic Distortion								
Second Harmonic	2nd HD		35				–dB	F <sub>IN</sub> = 1 MHz
Third Harmonic	3rd HD		35				-dB	F <sub>IN</sub> = 5 MHz
Total Harmonic Distortion <sup>12</sup>	THD		29				-dB	F <sub>IN</sub> = 5 MHz
Total Dynamic Error <sup>11</sup>	TDE		30				dB	F <sub>IN</sub> = 5 MHz
Differential Gain Error	$d_G$		2				%	F <sub>S</sub> = 3 x NTSC
Differential Phase Error	d <sub>PH</sub>		1				Degree	12-01/11/00

#### **NOTES**

- Tester measures code transitions by dithering the voltage of the analog input (V<sub>IN</sub>). The difference between the measured and the ideal code width (V<sub>REF</sub>/64) is the DNL error (*Figure 3.*). The INL error is the maximum distance (in LSBs) from the Best Fit Line to any transition voltage (*Figure 4.*). Accuracy is a function of the sampling rate (F<sub>S</sub>).
- Guaranteed. Not tested.
- Specified values guarantee functionality. Refer to other parameters for accuracy.
- Input bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within the specified bandwidth.
  - BW calculation: BW =  $V_{OUT} / V_{IN}$ 
    - $V_{OUT} = V_{REF} * (CODE_{MAX} CODE_{MIN}) / 64$
- 5 See V<sub>IN</sub> input equivalent circuit (*Figure 5.*) for high sampling rates. Switched capacitor analog input requires driver with low output resistance.
- All inputs have diodes to V<sub>DD</sub> and GND. Inputs OE2, Phase, Mode have internal pull ups. Input OE1 has internal pull down. Input DC currents will not exceed specified limits for any input voltage between GND and V<sub>DD</sub>.
- Internal resistor to V<sub>DD</sub> biases unconnected input to active high logical level.
- 8 Internal resistor to GND biases unconnected input to active low logical level.
- 9 Condition to meet aperture delay specifications (t<sub>AP</sub>, t<sub>AJ</sub>). Actual rise/fall time can be less stringent with no loss of accuracy.
- <sup>10</sup> SNR: Ratio of fundamental over noise.
- 11 TDE: Ratio of fundamental over noise + harmonics (2nd to 9th).
- 12 THD: Ratio of harmonics (2nd to 9th) over fundamental.

\_\_\_






# ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = +25°C unless otherwise noted)<sup>1, 2</sup>

V <sub>DD</sub> to GND+7 V	Storage Temperature65°C to +150°C
$V_{REF(+)}$ & $V_{REF(-)}$ GND -0.5 to $V_{DD}$ +0.5 V	Lead Temperature (Soldering 10 seconds) +300°C
V <sub>IN</sub> GND –0.5 to V <sub>DD</sub> +0.5 V	Package Power Dissipation Rating to 75°C
Digital Inputs GND –0.5 to V <sub>DD</sub> +0.5 V	CDIP, PDIP, SOIC 850mW
Digital Outputs GND –0.5 to V <sub>DD</sub> +0.5 V	Derates above 75°C

### NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.



DATA

High Z

VALID

High Z


t<sub>DEN</sub>

VALID

Figure 1. Clock Timing Specification

Figure 2. Data Line Enable Delay








Figure 3. DNL Measurement

Figure 4. INL Error Calculation




Figure 5. Analog Input Equivalent Circuit



#### THEORY OF OPERATION

The MP7686 has three operating modes. It has two pipelined modes (MP7682 compatible), and a one shot mode. The voltages applied to the Phase and Mode pins determine the operating mode. *Figures 1 through 7* show the timing specifications. Timing parameters are measured to and from valid logic levels (i.e. tdh is the time from CLK = 0.8 V to DATA = 0.4 or 2.4V).

#### **Pipeline Modes (Mode = High)**

In this configuration, the MP7686 works in a continuous fashion (MP7682 compatible). Figure 6. shows the timing with the Phase pin high and low. When Phase is low, "sampling" occurs during the low period of the clock, and "balancing" during the high period. When Phase is high, operation is reversed (see Figure 7.), "sampling" occurs during the high period and "balancing" during the low period. The actual time when the internal comparators are connected to  $V_{IN}$  is called the Acquisition Time. This time is equal to the sample phase of the external clock delayed by  $t_{AD}$  and  $t_{AP}$ .




Figure 6. Pipeline Mode Timing (7682 compatible)
(Phase = 0, Mode = 1)




Figure 7. Pipeline Mode Timing (MP7682 compatible)
(Phase = 1, Mode = 1)

The MP7686 converts analog voltages into 64 digital codes by encoding the outputs of comparators. A comparator is used to generate the overflow bit. The conversion is synchronous with the sample clock. A complete conversion cycle is accomplished in 1.5 cycles. Data is transferred from the comparator latches to the output register each cycle and at the same time the input is sampled.

The clock signal generates the two internal phases,  $\phi B$  (CLK high = balance) and  $\phi S$  (CLK low = sample). Phase B connects the comparators to the reference tap points. Phase S connects the comparators to the analog input voltage.

The reference resistance ladder is a series of 65 resistors. The first and the last resistors of the ladder are half the value of the others so that the following relations apply:

$$R_{REF} = R * 64$$
  $V_{REF} = V_{REF(+)} - V_{REF(-)} = 64 * LSB$ 




Figure 8. Ideal A/D Transfer Function




Figure 9. Real A/D Transfer Curve

For MP7686 the overflow flag is ideally set at

$$V_{OFW} = V_{REF(+)} - 0.5 * LSB$$

Thus the first and last transition of the data bits take place at

$$V_{IN} = V_{01} = V_{REF(-)} + 0.5 * LSB$$

$$V_{IN} = V_{63} = V_{RFF(+)} - 1.5 * LSB$$

$$LSB = (V_{63} - V_{01}) / 62$$

MP7686 also has zero scale and full scale errors which indicate the deviations from the ideal initial and final transitions, thus





the various error relationships for Differential Non-Linearity (DNL), Integral Non-Linearity (INL) and the zero and full scale errors (EZS and EFS) can be described as follows:

DNL 
$$(01) = V_{02} - V_{01} - LSB$$

:::

DNL 
$$(62) = V_{63} - V_{62} - LSB$$

$$E_{FS}$$
 (full scale error) = $V_{63} - [V_{REF(+)} -1.5 * LSB]$ 

$$E_{ZS}$$
 (zero scale error) =  $V_{01} - [V_{REF(-)} + 0.5 * LSB]$ 

INL (i) = 
$$\Sigma$$
 DNL (i)

Systems that adjust the  $V_{REF}$  voltages only increase the DNL accuracy at the two extreme points. In the MP7686, such adjustments have little impact at frequencies lower than 15 MHz.




Figure 10. MP7686 Comparator

The MP7686 uses the balance phase  $(\phi_B)$  to charge one plate of the capacitors to the reference ladder tap point and the other to the inverter/comparator trigger point (*Figure 10.*). During the sample phase  $(\phi_S)$ , one plate of the capacitors switches to  $V_{IN}$ . The change in voltage  $(V_{IN}-V_{TAP})$  transfers across the capacitor and forces the inverter into one of the two possible logic states. A latch (connected to the comparator during  $\phi_S$ ) restores and propagates the digital level to the decode logic.

The rising edge of the CLK input marks the end of the sampling phase ( $\phi_S$ ). Internal delay of the clock circuitry will delay the actual instant when  $\phi_S$  disconnects the latch from the comparator. This delay is called aperture delay ( $t_{AP}$ ).

The aperture delay is not constant but changes from one cycle to the next. Internal thermal noise and slow input clock edges are major contributors to this variation. The aperture jitter  $(t_{AJ})$  is the variation of the aperture delay distribution.

This uncertainty shows as digital code errors if the input slew rate multiplied by  $t_{AJ}$  is of the same order of magnitude as the LSB. That is, if  $(dv/dt) * t_{AJ} \approx V_{REF}/64$ , an internal 1 LSB of error results.

The logic encodes the 64 bits into a binary code and latches the data in a D-type flip-flop for output. The inputs  $\overline{\text{OE1}}$  and OE2 control the output buffers in an asynchronous mode.

OE1	OE2	OFW	DB5 - DB0
Х	0	High Z	High Z
1	1	Valid	High Z
0	1	Valid	Valid

Table 1. Output Enable Logic




Figure 11. MP7686 Functional Equivalent Circuit and Interface Timing (Pipeline Mode)

The MP7686 functional equivalent circuit is shown to help the designer to correctly design the timing of his system. The MP7686 is equivalent to an A/D converter followed by a D-type flip-flop (DFF) with the hold and delay times specified in the electrical characteristics.

If another DFF is to follow the ADC, we recommend that the system latches the data at the negative going edge of the clock. If a latch follows the ADC, the positive half of the clock used as enable signal should guarantee stable output at the end of the enable pulse. At high sampling frequencies ( $F_S > 20 \text{ MHz}$ ) the user should verify in his system that the MP7686 digital outputs do not change when the digital logic is trying to latch the data. If this problem occurs it may be necessary to invert the logic state



of the input PHASE or to change the edge that latches the data into the external circuitry.




Figure 12. One Shot Mode Timing (Phase = 0, Mode = 0)

#### One Shot Mode (Mode = Low, Phase = Low)

While the pipeline mode requires three clock edges (two clock pulses) to accomplish one A/D conversion, the One Shot mode (see *Figure 12*.) requires only two edges (one clock pulse) to complete a conversion.

#### Reserved (Mode = Low, Phase = High)

This mode is not a valid operational mode.

#### **Reference Voltages**

If the input bandwidth is limited to the Nyquist region ( $F_{\rm IN}$  < FS/2) then the two reference voltages can be set at any two values between the supplies.  $V_{\rm REF}$  (their difference) can be reduced down to 1.5 volts with minor change in accuracy. If the input bandwidth exceeds FS/2, then it is recommended that  $V_{\rm REF}$  be lower than  $V_{\rm DD}/2$ .




Figure 13. Typical Circuit Connections

- 1. All signals should not exceed  $V_{DD}$  +0.5 V or GND -0.5 V.
- 2. Any input pin which can see a value outside the absolute maximum ratings ( $V_{DD}$  +0.5 V or GND –0.5 V) should be protected by diode clamps (HP5082-2835) from input pin to the

supplies. All MP7686 inputs have input protection diodes which will protect the device from short transients outside the supplies range.




# **MP7686**




- 3. The PC board design will affect the MP7686 accuracy. Use of wire wrap is not recommended.
- 4. The analog input signal ( $V_{\rm IN}$ ) is quite sensitive and should be properly routed and terminated. It should be shielded from the clock and digital outputs so as to minimize cross coupling and noise pickup.
- 5. The analog input should be driven by a buffer op amp with as low an output impedance as possible. The impedance should be less than  $25\Omega$  for clock frequencies above 15 MHz
- 6. Ground plane should be substantial. The ground plane should act as a shield for parasitics and not a return path for signals. Separate low impedance ground paths will reduce noise levels.
- 7. The power supplies and reference voltages should be decoupled with a ceramic  $(0.1\mu\text{F})$  and a tantalum  $(10\mu\text{F})$  capacitor as close to the device as possible.
- The digital output should not be driving long wires as the capacitive coupling and reflection will contribute noise to the
  conversion. When driving distant loads, buffers should be
  used.



# 18 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) N18







	INC	HES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α		0.200		5.08
A <sub>1</sub>	0.015	_	0.38	_
В	0.014	0.023	0.356	0.584
B <sub>1</sub> (1)	0.038	0.065	0.965	1.65
С	0.008	0.015	0.203	0.381
D	0.845	0.925	21.46	23.50
Е	0.295	0.325	7.49	8.26
E <sub>1</sub>	0.220	0.310	5.59	7.87
е	0.10	00 BSC	2.5	4 BSC
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q <sub>1</sub>	0.055	0.070	1.40	1.78
S	0.040	0.098	1.02	2.49

Note: (1) The minimum limit for dimensions B1 may be 0.023" (0.58 mm) for all four corner leads only.



### 18 LEAD CERAMIC DUAL-IN-LINE (300 MIL CDIP) D18






	INCHES		MILLIN	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
А		0.200		5.08		
b	0.014	0.023	0.356	0.584	_	
b <sub>1</sub>	0.038	0.065	0.965	1.65	2	
С	0.008	0.015	0.203	0.381	_	
D	_	0.960		24.38	4	
Е	0.220	0.310	5.59	7.87	4	
E <sub>1</sub>	0.290	0.320	7.37	8.13	7	
е	0.10	00 BSC	2.5	4 BSC	5	
L	0.125	0.200	3.18	5.08	_	
L <sub>1</sub>	0.150	_	3.81		_	
Q	0.015	0.070	0.381	1.78	3	
S	_	0.098		2.49	6	
S <sub>1</sub>	0.005	_	0.13	_	6	
α	0°	15°	0°	15°	_	

#### NOTES

- Index area; a notch or a lead one identification mark is located adjacent to lead one and is within the shaded area shown.
- 2. The minimum limit for dimension  $b_1$  may be 0.023 (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- The basic lead spacing is 0.100 inch (2.54 mm) between centerlines.
- 6. Applies to all four corners.
- 7. This is measured to outside of lead, not center.



# 18 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC) \$18



	INC	CHES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.097	0.104	2.464	2.641
A <sub>1</sub>	0.0050	0.0115	0.127	0.292
В	0.014	0.019	0.356	0.483
С	0.0091	0.0125	0.231	0.318
D	0.451	0.461	11.46	11.71
Е	0.292	0.299	7.42	7.59
е	0.0	50 BSC	1.2	7 BSC
Н	0.400	0.410	10.16	10.41
h	0.010	0.016	0.254	0.406
L	0.016	0.035	0.406	0.889
α	0°	8°	0°	8°



# **Notes**





# **Notes**





#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright EXAR Corporation Datasheet April 1995

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

**T**@M"