## **MP7612**

Octal 12-Bit DAC Array<sup>TM</sup> D/A Converter with Output Amplifier and Serial Data/Address μP Control Logic



#### **FEATURES**

- Eight Independent 12-Bit DACs with Output Amplifiers
- Low Power 320 mW (typ.)
- Serial Digital Data and Address Port (3-Wire Standard)
- 12-Bit Resolution, 11 Bit Accuracy
- **Extremely Well Matched DACs**
- Extremely Low Analog Ground Current (<60µA/Channel)
- ±10 V Output Swing with ±11.4 V Supplies
- Zero Volt Output Preset (Data = 10 .. 00)
- Rugged Construction Latch-Up Free
- Parallel Version: MP7613

#### **APPLICATIONS**

April 1996-4

- **Data Acquisition Systems**
- ATE
- **Process Control**
- **Self-Diagnostic Systems**
- **Logic Analyzers**
- **Digital Storage Scopes**
- PC Based Controller/DAS

#### **GENERAL DESCRIPTION**

The MP7612 provides eight independent 12-bit resolution Digital-to-Analog Converters with voltage output amplifiers and a 3-wire standard serial digital address and data port.


Typical DAC matching for B grade versions is 0.7 LSB across all codes. Accuracy of ±0.75 LSB for DNL and ±1 LSB for INL is also achieved for B grades. The output amplifier is capable of

sinking and sourcing 5mA, and the output voltage settles to 12-bits in less than 30µs (typ.).

The MP7612 is equipped with a serial data (3-wire standard) μ-processor logic interface to reduce pin count, package size, and board space.

Built using an advanced linear BiCMOS, these devices offer rugged solutions that are latch-up free, and take advantage of EXAR's patented thin-film resistor process which exhibits excellent long term stability and reliability.

#### SIMPLIFIED BLOCK DIAGRAM




Rev. 3.00 ©1996




### **ORDERING INFORMATION**

Package Type	Temperature Range	Part No.	Res. (Bits)	INL (LSB)	DNL (LSB)	FSE (LSB)
PLCC	–40 to +85°C	MP7612BP	12	±1	±0.75	±6
PLCC	−40 to +85°C	MP7612AP	12	±2	±1	±8
SOIC	−40 to +85°C	MP7612BS	12	±1	±0.75	±6
SOIC	-40 to +85°C	MP7612AS	12	±2	±1	±8

#### **PIN CONFIGURATIONS**



44 Pin PLCC



28 Pin SOIC (Jedec, 0.346")



### **PIN DESCRIPTION**

SOIC Pin #	PLCC Pin #	Symbol	Description
1	2	AGND	Analog Ground
2	3	VO0	DAC 0 Output
3	4	VO1	DAC 1 Output
4	5	VO2	DAC 2 Output
5	6	VO3	DAC 3 Output
6	7	V <sub>EE</sub>	Analog Negative Power Supply (–12 V)
7	9	V <sub>CC</sub>	Analog Positive Power Supply (+12 V)  Analog Positive Power Supply (+12 V)
8	12		Voltage Reference Input (+5 V)
9		V <sub>REF</sub>	
	13	V <sub>CC</sub>	Analog Positive Power Supply (+12 V)
10	15	V <sub>EE</sub>	Analog Negative Power Supply (–12 V)
11	18	VO4	DAC 4 Output
12	19	VO5	DAC 5 Output
13	20	VO6	DAC 6 Output
14	21	VO7	DAC 7 Output
15	24	AGND	Analog Ground
16		N/C	No Connection
17	26	RST	Reset all DACs to 0 V Output
18		N/C	No Connection
19	29	LD	Load Signal; Load Data to Selected DAC
20	31	CLK	Serial Data Clock
21	32	SDI	Serial Data Input
22	34	SDO	Shift Register Serial Output
23		N/C	No Connection
24	37	DGND	Digital Ground
25	40	$DV_DD$	Digital Positive Power Supply (+5 V)
26		N/C	No Connection
27	1, 8, 10, 11, 14, 16, 17, 22, 23, 25, 27, 28, 30, 33, 35, 36, 38, 39, 41, 42, 43	N/C	No Connection
28	44	DGND	Digital Ground





### **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = +12 V,  $V_{EE}$  = -12 V,  $V_{REF}$  = 5 V,  $DV_{DD}$  = 5.0 V, T = 25°C, Output Load = 5k $\Omega$  (unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE								
Resolution (All Grades)	N	12					Bits	
Integral Non-Linearity (Relative Accuracy) A	INL			±2		±2	LSB	End Point Linearity Spec
В				±1		±1		
Differential Non-Linearity A B	DNL			±1 ±0.75		±1 ±0.75	LSB	
Positive Full Scale Error A B	+FSE		6 4	±8 ±6		±8 ±6	LSB	
Negative Full Scale Error A B	-FSE		6 4	±8 ±6		±8 ±6	LSB	
Bipolar Zero Offset A B	ZOFS			±4 ±3		±4 ±3	LSB	
INL Matching A B	ΔINL			±2 ±1.5		±2 ±1.5	LSB	
All Channels Maximum Error with DAC 0 adjusted to minimum error	ME						LSB	
A B				$\pm 4 \ \pm 2$		±4 ±2		
Bipolar Zero Matching A B	ΔZOFS			±4 ±3		±4 ±3	LSB	
Full Scale Error Matching A B	FSE			±4 ±3		±4 ±3	LSB	
DYNAMIC PERFORMANCE								
Voltage Settling from LD to VDAC Out <sup>1</sup>	t <sub>sd</sub>		30	50		50	μsec	ZS to FS (20 V Step)
Channel-to-Channel Crosstalk <sup>1, 6</sup> Digital Feedthrough <sup>1, 6</sup> Power Supply Rejection Ratio	CT Q PSRR		0.04 -70	5			LSB dB ppm/%	DC CLK and Data to $V_{OUTi}$ $\Delta V_{EE} \& \Delta V_{CC} = \pm 5\%$ , ppm of FS
REFERENCE INPUTS			_					
Impedance of $V_{REF}$ $V_{REF}$ Voltage1, <sup>2</sup>	REF V <sub>REF</sub>	350 3.5	700	1.05k 6	350	1.05k	Ω V	See Application Hints for driving the reference input



## **ELECTRICAL CHARACTERISTICS (CONT'D)**

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
DIGITAL INPUTS <sup>3</sup>								
Logic High Logic Low Input Current Input Capacitance <sup>1</sup>	V <sub>IH</sub> V <sub>IL</sub> I <sub>L</sub> C <sub>L</sub>	2.4		0.8 <u>+</u> 10 8			V V μΑ pF	
ANALOG OUTPUTS								
Output Swing Output Drive Current Output Impedance Output Short Circuit Current	Ro Isc	–V <sub>EE</sub> +1.₄ –5	1 V <sub>CC</sub> 1 25 30 40 55	-1.4 5			V mA Ω mA mA mA	+FS to AGND +FS to V <sub>EE</sub> -FS to AGND -FS to V <sub>CC</sub>
DIGITAL OUTPUTS								
Output High Voltage Output Low Voltage	V <sub>OH</sub> V <sub>OL</sub>		4.5 0.5				V V	
POWER SUPPLIES								
V <sub>CC</sub> Voltage <sup>5</sup> V <sub>EE</sub> Voltage <sup>5</sup> DV <sub>DD</sub> Voltage Positive Supply Current Negative Supply Current Digital Supply Current Power Dissipation	V <sub>CC</sub> VEE DV <sub>DD</sub> I <sub>CC</sub> I <sub>EE</sub> I <sub>DD</sub> PD <sub>ISS</sub>	V <sub>REF</sub> +1.5 -12.75 4.5	5 12 -12 5 8 15	12.75 -5 5.5 10 20 2 420	V <sub>REF</sub> +1.5 -12.75 4.5	12.75 -5 5.5 10 20 2 450	V V V mA mA mW	Bipolar zero Bipolar zero Bipolar zero Bipolar zero
ANALOG GROUND CURRENT								
Per Channel <sup>1</sup>	I <sub>AGND</sub>		±60				μΑ	See Application Notes
DIGITAL TIMING SPECIFICATIONS <sup>1,4</sup>								V <sub>IL</sub> = 0, V <sub>IH</sub> = 5.0, C <sub>L</sub> = 20 pF
Input Clock Pulse Width Data Setup Time Data Hold Time CLK to SDO Propagation Delay DAC Register Load Pulse Width Preset Pulse Width Clock Edge to Load Time  LD Falling Edge to SDO Tri-state Enable LD Rising Edge to SDO Tri-state Disable LD Rising Edge to CLK Enable LD Set-up Time with Respect to CLK	t <sub>CH</sub> , t <sub>CL</sub> t <sub>DS</sub> t <sub>DH</sub> t <sub>PD</sub> t <sub>LD</sub> t <sub>PR</sub> t <sub>CKLD1</sub> t <sub>CKLD2</sub> t <sub>HZ1</sub> t <sub>HZ2</sub> t <sub>LDCK</sub> t <sub>LDSU</sub>	35 15 15 35 50 140 0 50 50		40			ns ns ns ns ns ns ns ns ns	Note: $t_{LD}$ and $t_{CKLD2}$ cannot both be min. since $t_{CKLD1}$ = $t_{CKLD2}$ + $t_{LD}$



#### **ELECTRICAL CHARACTERISTICS (CONT'D)**

#### NOTES:

- Guaranteed; not tested.
- <sup>2</sup> Specified values guarantee functionality.
- Digital inputs should not go below digital GND or exceed DV<sub>DD</sub> supply voltage.
- <sup>4</sup> See Figures 2 and 3. All digital input signals are specified with  $t_R = t_F = 10$  ns 10% to 90% and timed from a 50% voltage level.
- For power supply values  $<\pm 2*V_{REF}$ , the output swing is limited as specified in Analog Outputs.
- <sup>6</sup> Digital feedthrough and channel-to-channel crosstalk are heavily dependent on the board layout and environment.

#### Specifications are subject to change without notice

### ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)<sup>1, 2</sup>

V <sub>CC</sub> to AGND	Analog Inputs & Outputs Indefinite Shorts to $V_{CC}$ , $V_{EE}$ , $DV_{DD}$ , AGND, DGND (provided that power dissipation of the package spec is not exceeded)
DV <sub>DD</sub> to DGND +6.5 V	Operating Temperature Range Extended Industrial40°C to +85°C
V <sub>REF</sub> to DGND +7.0 V	Maximum Junction Temperature $\ \dots \ -65^{\circ}\text{C}$ to $150^{\circ}\text{C}$
VREF to DGND +7.0 V	Storage Temperature150°C
AGND to DGND	Lead Temperature (Soldering, 10 sec) +300°C
Digital Input & Output Voltage to DGND -0.5 to DV <sub>DD</sub> +0.5V	Package Power Dissipation Rating @ 75°C SOIC, PLCC

#### NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.


#### **APPLICATION NOTES**

#### Refer to Section 8 in the 1995 Data Acquisition products Databook for Applications Information

NOTE: When using these DACs to drive remote devices, the accuracy of the output can be improved by utilizing a remote analog ground connection. The difference between the DGND and AGND should be limited to  $\pm 300$  mV to assure normal operation. If there is any chance that the AGND to DGND can be greater than  $\pm 1$  V, we recommend two back-to-back diodes be used between DGND and AGND to clamp the voltage and prevent damage to the DAC. Using a buffer between the remote ground location and AGND may help reduce noise induced from long lead or trace lengths.








Notes: (1) Because A3 is available immediately after 16th clock edge of DATA Shift-in, only 15 clock cycles are needed to complete the readback.

Figure 1. Serial Data Timing and Loading



Notes: (1) CLK should be high during the falling edge of  $\overline{\text{LD}}$  to insure proper function of the shift register.

Figure 2. Serial Data Input Timing ( $\overline{RST} = "1"$ )




Figure 3. Reset Operation

**T@M** 



The MP7612 is equipped with a serial data (3-wire standard)  $\mu$ -processor logic interface to reduce pin count, package size, and board wire (space). If the  $\overline{LD}$  signal is high, the CLK signal loads the digital input bits (SDI) into the shift register (4 bits address A3 to A0 plus 12 bits data DB11 to DB0 for the MP7612). The  $\overline{LD}$  signal going low loads the data into the selected DAC.

The  $\overline{\text{LD}}$  signal going low also disables the serial data (SDI), output (SDO 3-stated) and the CLK input. This design tremendously reduces digital noise and glitch transients into the DACs due to free running CLK and SDI. Note also that the preset signal ( $\overline{\text{RST}}$ ) resets all analog outputs to 0 volt regardless of digital inputs.

Function	А3	A2	<b>A1</b>	Α0	LD	CLK	RST	SDI	SDO
Shift Data In and Out	Х	Х	Х	Х	1	0→1 Repeat	1	Data Input Valid	Data Output Valid
Stop Shifting Data In and Out	Х	Х	Х	Χ	0	Х	1	Х	Hi-Z
Load DACs  DAC 0 DAC 1 DAC 2 DAC 3 DAC 4 DAC 5 DAC 5 DAC 6 DAC 7	0 0 0 0 0 0 0 1 1 1 1	0 0 0 0 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1	0 0 1 1 0 0 1 1 1 0	0 1 0 1 0 1 0 1 0 1	No Operation $1 \rightarrow 0$ No Operation  No Operation No Operation	X X X X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	××××××××××××××××××××××××××××××××××××××	Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z
Reset all DACs to 0 V	Х	Х	X	X	Х	X	0	X	X

Table 1. Digital Function Truth Table Serial In/Serial Out

Note: For timing information see Electrical Characteristics



Hex Code	Binary Code	Output Voltage = 2 • Vr (-1 + 2•D ) (Vr = +5 V) 4096
000	00000000000	10 • (−1 + 0) = −10
	1	
7 F F	01111111111	$10 \bullet (-1 + \frac{4094}{4096}) = -4.88 \text{ mV}$
800	100000000000	$10 \bullet (-1 + \frac{4096}{4096}) = 0$
8 0 1	10000000001	$10 \bullet (-1 + \frac{4098}{4096}) = 4.88 \text{ mV}$
FFF	111111111111	10 • (−1 + 8190/4096) = 9.99512

Table 2. MP7612 Ideal DAC Output vs. Input Code

Note: See Electrical Characteristics for real system accuracy




Figure 4. Simplified Diagram




Figure 5. Simplified Diagram





Figure 6. Simplified Diagram






#### **NOTES**

- Execute consecutive memory write instructions while manipulating the data between WRITEs so that each WRITE presents the next bit.
- The serial data loading is triggered by the CLK pulse which is asserted by a decoded memory WRITE to memory location 2000, R/W, and 02. A WRITE to address 4000 transfers data from input shift register to DAC register.

Figure 7. MC6800 Interface



#### NOTES:


- 1. Clock generated by  $\overline{\text{WR}}$  and decoding address 8000.
- 2. Data is clocked in the DAC shift register by executing memory write instructions. The clock input is generated by decoding address 8000 and WR. Data is then loaded into the DAC register with a memory write instruction to address 4000.
- 3. Serial data must be present in the right justified format in registers H & L of the microprocessor.

Figure 8. 8085 Interface






#### PERFORMANCE CHARACTERISTICS




Graph 1. Typical Output Settling Characteristic  $V_{REF} = 5 \text{ V}, R_L = 5\text{K}, C_L = 500 pF$ 

Graph 1 shows the typical output settling characteristic of the MP7610 Family for a RESET  $\rightarrow$ ZS  $\rightarrow$ FS  $\rightarrow$ ZS series of code transitions. The top graph shows the output voltage transients, while the bottom graph shows the difference between the output and the ideal output.




Graph 2. Linearity with  $V_{REF} = 5 V$ , All DACs, All Codes







Graph 3. DAC 0 INL vs. V<sub>REF</sub>




Graph 5. DAC 0 Linearity with  $V_{REF}$  = 5 V,  $V_{OUT}$  =  $\pm 10$ 




Graph 7. DAC 0 Linearity with  $V_{REF}$  = 4 V,  $V_{OUT}$  =  $\pm 8$ 



Graph 4. DAC 0 DNL vs. V<sub>REF</sub>



Graph 6. DAC 0 Linearity with  $V_{REF}$  = 4.5 V,  $V_{OUT}$  =  $\pm 9$ 



Graph 8. DAC 0 Linearity with  $V_{REF} = 3.5 \text{ V}, V_{OUT} = \pm 7$ 

**T**OM








Figure 9. Circuit for Determining Typical Analog Output Pulse Response




Graph 9. Typical Response of the MP7610 Family Analog Output to a Current Pulse with CL=500pF, 5nF, 50nF, 500nF (See Figure 9. above)



# 44 LEAD PLASTIC LEADED CHIP CARRIER (PLCC)






	INC	CHES	MILLI	METERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.165	0.180	4.19	4.57
A <sub>1</sub>	0.090	0.120	2.29	3.05
A <sub>2</sub>	0.020		0.51	
В	0.013	0.021	0.33	0.53
B <sub>1</sub>	0.026	0.032	0.66	0.81
С	0.008	0.013	0.19	0.32
D	0.685	0.695	17.40	17.65
D <sub>1</sub>	0.650	0.656	16.51	16.66
D <sub>2</sub>	0.590	0.630	14.99	16.00
$D_3$	0.5	00 typ.	12.7	70 typ.
е	0.0	50 BSC	1.2	7 BSC
H1	0.042	0.056	1.07	1.42
H2	0.042	0.048	1.07	1.22
R	0.025	0.045	0.64	1.14

Note: The control dimension is the inch column



# 28 LEAD SMALL OUTLINE (350 MIL JEDEC SOIC)



	INC	HES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.093	0.104	2.35	2.65
A <sub>1</sub>	0.004	0.012	0.10	0.30
В	0.013	0.020	0.33	0.51
С	0.009	0.013	0.23	0.32
D	0.706	0.718	17.93	18.24
Е	0.340	0.350	8.64	8.89
е	0.0	50 BSC	1.2	7 BSC
Н	0.460	0.485	11.68	12.32
L	0.016	0.050	0.40	1.27
α	0°	8°	0°	8°

Note: The control dimension is the millimeter column



# **Notes**





# **Notes**



# **Notes**





#### **NOTICE**

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1993 EXAR Corporation

Datasheet April 1996

Reproduction in part or whole without the price

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

