

- **Eight Independent Channel 14-Bit DACs with Output Amplifiers**
- **Low Power 320 mW (typ.)**
- **Parallel Digital Data and Address Port**
- **Double Buffered Data Interface**
- **Readback of DAC Latches**
- **Zero Volt Output Preset (Data = 10 .. 00)**
- **14-Bit Resolution, 12-Bit Accuracy**
- **Extremely Well Matched DACs**
- **Extremely Low Analog Ground Current (<60µA/Channel)**
- **±10 V Output Swing with ±11.4 V Supplies**

- ## APPLICATIONS

- **Data Acquisition Systems**
- **ATE**
- **Process Control**
- **Self-Diagnostic Systems**
- **Logic Analyzers**
- **Digital Storage Scopes**
- **PC Based Controller/DAS**

The MP7611 provides eight independent 14-bit resolution Digital-to-Analog Converters with voltage output amplifiers and a parallel digital address and data port.

Built using an advanced linear BiCMOS, these devices offer rugged solutions that are latch-up free, and take advantage of EXAR's patented thin-film resistor process which exhibits excellent long term stability and reliability.

A standard  $\mu$ -processor and TTL/CMOS compatible 14-bit in-

put data port loads the data into the pre-selected DACS.

This device can easily be interfaced to a data bus, and digital readback of each channel is available.


Typical DAC matching for C grade versions is 1.5 LSB across all codes. Accuracy of  $\pm 2$  LSB for DNL and  $\pm 2$  LSB for INL is also achieved for C grades. The output amplifier is capable of sinking and sourcing 5mA, and the output voltage settles to 12-bits in less than 30 $\mu$ s (typ.).

## ORDERING INFORMATION


| Package Type | Temperature Range | Part No. | Res. (Bits) | INL (LSB) | DNL (LSB) | FSE (LSB) |
|--------------|-------------------|----------|-------------|-----------|-----------|-----------|
| PQFP         | -40 to +85°C      | MP7611BE | 14          | ±4        | ±3        | ±24       |
| PQFP         | -40 to +85°C      | MP7611AE | 14          | ±8        | ±4        | ±32       |
| PGA          | -40 to +85°C      | MP7611BG | 14          | ±4        | ±3        | ±24       |
| PGA          | -40 to +85°C      | MP7611AG | 14          | ±8        | ±4        | ±32       |
| PGA          | -55 to +125°C     | MP7611SG | 14          | ±8        | ±4        | ±32       |
| PLCC         | -40 to +85°C      | MP7611BP | 14          | ±4        | ±3        | ±24       |
| PLCC         | -40 to +85°C      | MP7611AP | 14          | ±8        | ±4        | ±32       |

## PIN CONFIGURATIONS


See Packaging Section for Package Dimensions



**44-Pin PQFP (14 mm x 14 mm)**  
**Q44**



**44-Pin PGA**  
**G44**



**44-Pin PLCC**  
**P44**

## PIN OUT DEFINITIONS

| PLCC<br>PIN NO. | PQFP & PGA<br>PIN NO. | NAME             | DESCRIPTION                                       |
|-----------------|-----------------------|------------------|---------------------------------------------------|
| 29              | 1                     | N/C              | No Connection                                     |
| 30              | 2                     | VO3              | DAC 3 Output                                      |
| 31              | 3                     | VEE              | Analog Negative Power Supply (–12 V)              |
| 32              | 4                     | VCC              | Analog Positive Power Supply (+12 V)              |
| 33              | 5                     | N/C              | No Connection or DV <sub>DD</sub>                 |
| 34              | 6                     | VREF             | Analog Voltage Reference Input (+5 V)             |
| 35              | 7                     | VREFN            | Analog Negative Voltage Reference Output (–2.5 V) |
| 36              | 8                     | VCC              | Analog Positive Power Supply (+12 V)              |
| 37              | 9                     | VEE              | Analog Negative Power Supply (–12 V)              |
| 38              | 10                    | VO4              | DAC 4 Output                                      |
| 39              | 11                    | N/C              | No Connection                                     |
| 40              | 12                    | VO5              | DAC 5 Output                                      |
| 41              | 13                    | VO6              | DAC 6 Output                                      |
| 42              | 14                    | VO7              | DAC 7 Output                                      |
| 43              | 15                    | AGND             | Analog Ground ( 0 V)                              |
| 44              | 16                    | $\overline{CS}$  | Chip Select Enable                                |
| 1               | 17                    | $\overline{RD}$  | Read Back Enable                                  |
| 2               | 18                    | $\overline{R2}$  | Second–Latch-Bank Reset Enable                    |
| 3               | 19                    | $\overline{R1}$  | First–Latch-Bank Reset Enable                     |
| 4               | 20                    | $\overline{LD2}$ | Second–Latch-Bank Load Enable                     |
| 5               | 21                    | $\overline{LD1}$ | First–Latch-Bank Load Enable                      |
| 6               | 22                    | A2               | Digital Address Bit 2                             |
| 7               | 23                    | A1               | Digital Address Bit 1                             |
| 8               | 24                    | A0               | Digital Address Bit 0                             |
| 9               | 25                    | DB0              | Digital Input Data Bit 0                          |
| 10              | 26                    | DB1              | Digital Input Data Bit 1                          |
| 11              | 27                    | DB2              | Digital Input Data Bit 2                          |
| 12              | 28                    | DB3              | Digital Input Data Bit 3                          |
| 13              | 29                    | DB4              | Digital Input Data Bit 4                          |
| 14              | 30                    | DB5              | Digital Input Data Bit 5                          |
| 15              | 31                    | DB6              | Digital Input Data Bit 6                          |
| 16              | 32                    | DB7              | Digital Input Data Bit 7                          |
| 17              | 33                    | DB8              | Digital Input Data Bit 8                          |
| 18              | 34                    | DB9              | Digital Input Data Bit 9                          |
| 19              | 35                    | DB10             | Digital Input Data Bit 10                         |
| 20              | 36                    | DB11             | Digital Input Data Bit 11                         |
| 21              | 37                    | DB12             | Digital Input Data Bit 12                         |
| 22              | 38                    | DB13             | Digital Input Data Bit 13 (MSB)                   |
| 23              | 39                    | DV <sub>DD</sub> | Digital Positive Power Supply (+5 V)              |
| 24              | 40                    | DGND             | Digital Ground (0 V)                              |
| 25              | 41                    | AGND             | Analog Ground (0 V)                               |
| 26              | 42                    | VO0              | DAC 0 Output                                      |
| 27              | 43                    | VO1              | DAC 1 Output                                      |
| 28              | 44                    | VO2              | DAC 2 Output                                      |

## ELECTRICAL CHARACTERISTICS

$V_{CC} = +12\text{ V}$ ,  $V_{EE} = -12\text{ V}$ ,  $V_{REF} = 5\text{ V}$ ,  $DV_{DD} = 5.0\text{ V}$ ,  $T = 25^\circ\text{C}$ , Output Load =  $5\text{ k}\Omega$  (unless otherwise noted)

| Parameter                                                              | Symbol          | 25°C |      |     | Tmin to Tmax |     | Units | Test Conditions/Comments                                                                  |
|------------------------------------------------------------------------|-----------------|------|------|-----|--------------|-----|-------|-------------------------------------------------------------------------------------------|
|                                                                        |                 | Min  | Typ  | Max | Min          | Max |       |                                                                                           |
| STATIC PERFORMANCE                                                     |                 |      |      |     |              |     |       |                                                                                           |
| Resolution (All Grades)                                                | N               | 14   |      |     |              |     | Bits  | End Point Linearity Spec                                                                  |
| Integral Non-Linearity (Relative Accuracy)                             | INL             |      |      |     |              |     | LSB   |                                                                                           |
| A, S                                                                   |                 |      |      | ±8  |              | ±8  |       |                                                                                           |
| B                                                                      |                 |      |      | ±4  |              | ±4  |       |                                                                                           |
| Differential Non-Linearity                                             | DNL             |      |      |     |              |     | LSB   |                                                                                           |
| A, S                                                                   |                 |      |      | ±4  |              | ±4  |       |                                                                                           |
| B                                                                      |                 |      |      | ±3  |              | ±3  |       |                                                                                           |
| Positive Full Scale Error                                              | +FSE            |      |      |     |              |     | LSB   |                                                                                           |
| A, S                                                                   |                 |      | 24   | ±32 |              | ±32 |       |                                                                                           |
| B                                                                      |                 |      | 16   | ±24 |              | ±24 |       |                                                                                           |
| Negative Full Scale Error                                              | −FSE            |      |      |     |              |     | LSB   |                                                                                           |
| A, S                                                                   |                 |      | 24   | ±32 |              | ±32 |       |                                                                                           |
| B                                                                      |                 |      | 16   | ±24 |              | ±24 |       |                                                                                           |
| Bipolar Zero Offset                                                    | ZOFS            |      |      |     |              |     | LSB   |                                                                                           |
| A, S                                                                   |                 |      |      | ±16 |              | ±16 |       |                                                                                           |
| B                                                                      |                 |      |      | ±12 |              | ±12 |       |                                                                                           |
| INL Matching                                                           | ΔINL            |      |      |     |              |     | LSB   |                                                                                           |
| A, S                                                                   |                 |      |      | ±8  |              | ±8  |       |                                                                                           |
| B                                                                      |                 |      |      | ±6  |              | ±6  |       |                                                                                           |
| All Channels Maximum Error with DAC 0 adjusted to minimum error        | ME              |      |      |     |              |     | LSB   |                                                                                           |
| A, S                                                                   |                 |      |      | ±16 |              | ±16 |       |                                                                                           |
| B                                                                      |                 |      |      | ±8  |              | ±8  |       |                                                                                           |
| Bipolar Zero Matching                                                  | ΔZOFS           |      |      |     |              |     | LSB   |                                                                                           |
| A, S                                                                   |                 |      |      | ±16 |              | ±16 |       |                                                                                           |
| B                                                                      |                 |      |      | ±12 |              | ±12 |       |                                                                                           |
| Full Scale Error Matching                                              | ΔFSE            |      |      |     |              |     | LSB   |                                                                                           |
| A, S                                                                   |                 |      |      | ±16 |              | ±16 |       |                                                                                           |
| B                                                                      |                 |      |      | ±12 |              | ±12 |       |                                                                                           |
| DYNAMIC PERFORMANCE                                                    |                 |      |      |     |              |     |       |                                                                                           |
| Voltage Settling from $\overline{\text{LD}}$ to VDACC Out <sup>1</sup> | t <sub>sd</sub> |      | 30   | 50  |              | 50  | μs    | ZS to FS (20 V Step)                                                                      |
| Channel-to-Channel Crosstalk <sup>6</sup>                              | CT              |      | 0.04 |     |              |     | LSB   | 5k, 50pF load                                                                             |
| Digital Feedthrough <sup>1, 6</sup>                                    | Q               |      | −70  |     |              |     | dB    | DC                                                                                        |
| Power Supply Rejection Ratio                                           | PSRR            |      | 5    |     |              |     | ppm/% | CLK and Data to V <sub>OUTi</sub><br>ΔV <sub>EE</sub> & ΔV <sub>CC</sub> = ±5%, ppm of FS |

## ELECTRICAL CHARACTERISTICS (CONT'D)

| Parameter                                                                      | Symbol                            | Min                   | 25°C<br>Typ          | Max   | Tmin to Tmax<br>Min   | Max   | Units                  | Test Conditions/Comments                                             |                        |
|--------------------------------------------------------------------------------|-----------------------------------|-----------------------|----------------------|-------|-----------------------|-------|------------------------|----------------------------------------------------------------------|------------------------|
| REFERENCE INPUTS                                                               |                                   |                       |                      |       |                       |       |                        |                                                                      |                        |
| Impedance of V <sub>REF</sub>                                                  | REF                               | 350                   | 700                  | 1.05k | 350                   | 1.05k | Ω                      | See Application Hints for driving the reference input                |                        |
| V <sub>REF</sub> Voltage <sup>1, 2</sup>                                       | V <sub>REF</sub>                  | 3.5                   |                      | 6     |                       |       | V                      |                                                                      |                        |
| DIGITAL INPUTS <sup>3</sup>                                                    |                                   |                       |                      |       |                       |       |                        |                                                                      |                        |
| Logic High                                                                     | V <sub>IH</sub>                   | 2.4                   |                      |       |                       |       | V                      |                                                                      |                        |
| Logic Low                                                                      | V <sub>IL</sub>                   |                       |                      | 0.8   |                       |       | V                      |                                                                      |                        |
| Input Current                                                                  | I <sub>L</sub>                    |                       |                      | ±10   |                       |       | μA                     |                                                                      |                        |
| Input Capacitance <sup>1</sup>                                                 | C <sub>L</sub>                    |                       |                      | 8     |                       |       | pF                     |                                                                      |                        |
| ANALOG OUTPUTS                                                                 |                                   |                       |                      |       |                       |       |                        |                                                                      |                        |
| Output Swing                                                                   | R <sub>O</sub><br>I <sub>SC</sub> | −V <sub>EE</sub> +1.4 | V <sub>CC</sub> −1.4 |       |                       |       | V                      | For test purposes only                                               |                        |
| Output Drive Current                                                           |                                   | −5                    |                      | 5     |                       |       | mA                     |                                                                      |                        |
| V <sub>REFN</sub> Output Drive Current                                         |                                   | −10                   |                      | +10   |                       |       | μA                     |                                                                      |                        |
| Output Impedance                                                               |                                   |                       |                      | 1     |                       |       | Ω                      |                                                                      |                        |
| Output Short Circuit Current                                                   |                                   |                       |                      | 25    |                       |       | mA                     |                                                                      | +FS to AGND            |
|                                                                                |                                   |                       |                      | 30    |                       |       | mA                     |                                                                      | +FS to V <sub>EE</sub> |
|                                                                                |                                   |                       | 40                   |       |                       | mA    | −FS to AGND            |                                                                      |                        |
|                                                                                |                                   |                       | 55                   |       |                       | mA    | −FS to V <sub>CC</sub> |                                                                      |                        |
| DIGITAL OUTPUTS                                                                |                                   |                       |                      |       |                       |       |                        |                                                                      |                        |
| Output High Voltage                                                            | V <sub>OH</sub>                   |                       | 4.5                  |       |                       |       | V                      |                                                                      |                        |
| Output Low Voltage                                                             | V <sub>OL</sub>                   |                       | 0.5                  |       |                       |       | V                      |                                                                      |                        |
| POWER SUPPLIES                                                                 |                                   |                       |                      |       |                       |       |                        |                                                                      |                        |
| V <sub>CC</sub> Voltage <sup>5</sup>                                           | V <sub>CC</sub>                   | V <sub>REF</sub> +1.5 | 12                   | 12.75 | V <sub>REF</sub> +1.5 | 12.75 | V                      | Bipolar zero<br>Bipolar zero<br>Bipolar zero<br>Bipolar zero         |                        |
| V <sub>EE</sub> Voltage <sup>5</sup>                                           | V <sub>EE</sub>                   | −12.75                | −12                  | −5    | −12.75                | −5    | V                      |                                                                      |                        |
| DV <sub>DD</sub> Voltage                                                       | DV <sub>DD</sub>                  | 4.5                   | 5                    | 5.5   | 4.5                   | 5.5   | V                      |                                                                      |                        |
| Positive Supply Current                                                        | I <sub>CC</sub>                   |                       | 8                    | 10    |                       | 10    | mA                     |                                                                      |                        |
| Negative Supply Current                                                        | I <sub>EE</sub>                   |                       | 15                   | 20    |                       | 20    | mA                     |                                                                      |                        |
| Digital Supply Current                                                         | I <sub>DD</sub>                   |                       |                      | 2     |                       | 2     | mA                     |                                                                      |                        |
| Power Dissipation                                                              | PD <sub>ISS</sub>                 |                       | 320                  | 420   |                       | 450   | mW                     |                                                                      |                        |
| ANALOG GROUND CURRENT                                                          |                                   |                       |                      |       |                       |       |                        |                                                                      |                        |
| Per Channel <sup>1</sup>                                                       | I <sub>AGND</sub>                 |                       | ±60                  |       |                       |       | μA                     | See Application Notes                                                |                        |
| DIGITAL TIMING SPECIFICATIONS <sup>1,4</sup>                                   |                                   |                       |                      |       |                       |       |                        |                                                                      |                        |
| Data Setup Time                                                                | t <sub>DS</sub>                   | 20                    |                      |       |                       |       | ns                     | V <sub>IL</sub> = 0 V, V <sub>IH</sub> = 5 V, C <sub>L</sub> = 20 pF |                        |
| Data Hold Time                                                                 | t <sub>DH</sub>                   | 20                    |                      |       |                       |       | ns                     |                                                                      |                        |
| Address Set-up Time                                                            | t <sub>AS</sub>                   | 100                   |                      |       |                       |       | ns                     |                                                                      |                        |
| Address Hold Time                                                              | t <sub>AH</sub>                   | 0                     |                      |       |                       |       | ns                     |                                                                      |                        |
| Chip Select to $\overline{\text{LD1}}$ Set-up Time                             | t <sub>CS1</sub>                  | 6                     |                      |       |                       |       | ns                     |                                                                      |                        |
| Chip Select to $\overline{\text{LD1}}$ Hold Time                               | t <sub>CH1</sub>                  | 0                     |                      |       |                       |       | ns                     |                                                                      |                        |
| $\overline{\text{LD1}}$ Pulse Width                                            | t <sub>DL1W</sub>                 | 50                    |                      |       |                       |       | ns                     |                                                                      |                        |
| $\overline{\text{LD1}}$ Negative Edge to $\overline{\text{LD2}}$ Positive Edge | t <sub>LD1LD2</sub>               | 60                    |                      |       |                       |       | ns                     |                                                                      |                        |
| $\overline{\text{LD2}}$ Pulse Width                                            | t <sub>LD2W</sub>                 | 60                    |                      |       |                       |       | ns                     |                                                                      |                        |
| Chip Select to $\overline{\text{RD}}$ Set-Up Time                              | t <sub>CS2</sub>                  | 6                     |                      |       |                       |       | ns                     |                                                                      |                        |
| Chip Select to $\overline{\text{RD}}$ Hold Time                                | t <sub>CH2</sub>                  | 0                     |                      |       |                       |       | ns                     |                                                                      |                        |

## ELECTRICAL CHARACTERISTICS (CONT'D)

| Parameter                                              | Symbol    | 25°C |     |     | Tmin to Tmax |     | Units | Test Conditions/Comments |
|--------------------------------------------------------|-----------|------|-----|-----|--------------|-----|-------|--------------------------|
|                                                        |           | Min  | Typ | Max | Min          | Max |       |                          |
| DIGITAL TIMING SPECIFICATIONS <sup>1, 4</sup> (CONT'D) |           |      |     |     |              |     |       |                          |
| $\overline{RD}$ Pulse Width                            | $t_{RD}$  | 600  |     |     |              |     | ns    |                          |
| High Z to Data Valid for Readback                      | $t_{DA}$  | 600  |     |     |              |     | ns    |                          |
| Data Valid for Readback to High Z                      | $t_{DR}$  | 200  |     |     |              |     | ns    |                          |
| $\overline{R1}$ Pulse Width                            | $t_{R1W}$ | 100  |     |     |              |     | ns    |                          |
| $\overline{R2}$ Pulse Width                            | $t_{R2W}$ | 100  |     |     |              |     | ns    |                          |

## NOTES:

- <sup>1</sup> Guaranteed; not tested.
- <sup>2</sup> Specified values guarantee functionality.
- <sup>3</sup> Digital inputs should not go below digital GND or exceed  $DV_{DD}$  supply voltage.
- <sup>4</sup> See Figures 1, 2 and 3. All digital input signals are specified with  $t_R = t_F = 10$  ns 10% to 90% and timed from a 50% voltage level.
- <sup>5</sup> For power supply values  $< \pm 2 \cdot V_{REF}$  the output swing is limited as specified in Analog Outputs.
- <sup>6</sup> Digital feedthrough and channel-to-channel crosstalk are heavily dependent on the board layout and environment.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)<sup>1, 2</sup>

$V_{CC}$  to AGND ..... +16.5 V

$V_{EE}$  to AGND ..... -16.5 V

$DV_{DD}$  to DGND ..... +6.5 V

$V_{REF}$  to DGND ..... +7.0 V

Analog Outputs & Inputs

Infinite Shorts to  $V_{CC}$ ,  $V_{EE}$ ,  $DV_{DD}$ , AGND and DGND  
(provided that power dissipation of the package spec is not exceeded)

AGND to DGND .....  $\pm 1$  V  
(Functionality guaranteed for  $\pm 0.5$  V only)

Digital Input & Digital Output Voltage to:

$DV_{DD}$  ..... +.5 V  
DGND ..... -.5 V

Operating Temperature Range

Extended Industrial ..... -40°C to +85°C

Military ..... -55°C to +125°C

Maximum Junction Temperature ..... 150°C

Storage Temperature Range ..... -65°C to +150°C

Lead Temperature (Soldering, 10 sec) ..... +300°C

Package Power Dissipation Rating to 75°C

PQFP, PGA, PLCC ..... 800mW

Derates above 75°C ..... 11mW/°C


## NOTES:

- <sup>1</sup> Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- <sup>2</sup> Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100 $\mu$ s.

## APPLICATION NOTES

## Refer to Section 8 for Applications Information


NOTE: When using these DACs to drive remote devices, the accuracy of the output can be improved by utilizing a remote analog ground connection. The difference between the DGND and AGND should be limited to  $\pm 300$  mV to assure normal operation. If there is any chance that the AGND to DGND can be greater than  $\pm 1$  V, we recommend two back-to-back diodes be used between DGND and AGND to clamp the voltage and prevent damage to the DAC. Using a buffer between the remote ground location and AGND may help reduce noise induced from long lead or trace lengths.



**Figure 1. Loading Latch A and Updating Latch B**

**Notes:**


- (1) Chip Select ( $\overline{CS}$ ) and Load LATCHA ( $\overline{LD1}$ ) Signals follow the same timing constraints and are interchangeable in the above diagram.
- (2)  $\overline{R1} = \overline{R2} = 1$ .
- (3) For the case where  $\overline{LD2}$  is in the low state, analog output would respond to the falling edge of  $\overline{LD1}$  (transparent mode).



**Figure 2. Read Back First Latch Bank of One DAC**

**Notes:**

- (1) Chip Select ( $\overline{CS}$ ) and Data Readback ( $\overline{RD}$ ) Signals follow the same timing constraints and are interchangeable in the above diagram.
- (2)  $\overline{R1} = \overline{R2} = 1$ .



**Figure 3. Reset Operations**

A standard  $\mu$ -processor and TTL/CMOS compatible input data port loads the data into the pre-selected DACs. If  $\overline{CS} = 0$ , the chip accesses digital data on the bus. Then address bits A0 to A2 select the appropriate DAC and  $\overline{LD1}$  loads the data into the first-latch-bank. When all 8-channels first-latch-banks are loaded, then  $\overline{LD2}$  enables the second-latch-bank and updates

all 8-channels simultaneously. The selected DAC becomes transparent (activity on the digital inputs appear at the analog output) when both  $\overline{LD1} = \overline{LD2} = 0$ .


$\overline{R1} = 0$  resets the first-latch-bank.  $\overline{R2} = 0$  resets the second-latch-bank which sets the analog output to zero volts (data = 100...00), regardless of digital inputs.

| Function                              | A2 | A1 | A0 | $\overline{RD}$ | $\overline{LD1}$  | $\overline{LD2}$  | $\overline{CS}$ | $\overline{R1}$ | $\overline{R2}$ |
|---------------------------------------|----|----|----|-----------------|-------------------|-------------------|-----------------|-----------------|-----------------|
| Load Latch 1 of DAC1                  | 0  | 0  | 0  | 1               | 0 $\rightarrow$ 1 | 1                 | 0               | 1               | 1               |
| Load Latch 1 of DAC2                  | 0  | 0  | 1  | 1               | 0 $\rightarrow$ 1 | 1                 | 0               | 1               | 1               |
| Load Latch 1 of DAC3                  | 0  | 1  | 0  | 1               | 0 $\rightarrow$ 1 | 1                 | 0               | 1               | 1               |
| Load Latch 1 of DAC4                  | 0  | 1  | 1  | 1               | 0 $\rightarrow$ 1 | 1                 | 0               | 1               | 1               |
| Load Latch 1 of DAC5                  | 1  | 0  | 0  | 1               | 0 $\rightarrow$ 1 | 1                 | 0               | 1               | 1               |
| Load Latch 1 of DAC6                  | 1  | 0  | 1  | 1               | 0 $\rightarrow$ 1 | 1                 | 0               | 1               | 1               |
| Load Latch 1 of DAC7                  | 1  | 1  | 0  | 1               | 0 $\rightarrow$ 1 | 1                 | 0               | 1               | 1               |
| Load Latch 1 of DAC8                  | 1  | 1  | 1  | 1               | 0 $\rightarrow$ 1 | 1                 | 0               | 1               | 1               |
| Load Latch 2 of DAC1 $\rightarrow$ 8  | X  | X  | X  | 1               | 1                 | 0 $\rightarrow$ 1 | 0               | 1               | 1               |
| Read Latch 1 of DAC1                  | 0  | 0  | 0  | 0               | 1                 | 1                 | 0               | 1               | 1               |
| Read Latch 1 of DAC2                  | 0  | 0  | 1  | 0               | 1                 | 1                 | 0               | 1               | 1               |
| Read Latch 1 of DAC3                  | 0  | 1  | 0  | 0               | 1                 | 1                 | 0               | 1               | 1               |
| Read Latch 1 of DAC4                  | 0  | 1  | 1  | 0               | 1                 | 1                 | 0               | 1               | 1               |
| Read Latch 1 of DAC5                  | 1  | 0  | 0  | 0               | 1                 | 1                 | 0               | 1               | 1               |
| Read Latch 1 of DAC6                  | 1  | 0  | 1  | 0               | 1                 | 1                 | 0               | 1               | 1               |
| Read Latch 1 of DAC7                  | 1  | 1  | 0  | 0               | 1                 | 1                 | 0               | 1               | 1               |
| Read Latch 1 of DAC8                  | 1  | 1  | 1  | 0               | 1                 | 1                 | 0               | 1               | 1               |
| Reset Latch 1 of DAC1 $\rightarrow$ 8 | X  | X  | X  | X               | X                 | X                 | X               | 0               | 1               |
| Reset Latch 2 of DAC1 $\rightarrow$ 8 | X  | X  | X  | X               | X                 | X                 | X               | 1               | 0               |

Note: 1: High, 0: Low, X: Don't Care

**Table 1. Octal Parallel Data Input 14-Bit DAC Truth Table**

*Note: For timing information see Electrical Characteristics*




**Figure 4. Simplified Parallel Logic Port**

| Hex Code | Binary Code     | Output Voltage = $2 \cdot V_r \left( -1 + \frac{2 \cdot D}{16384} \right)$<br>( $V_r = +5 \text{ V}$ ) |
|----------|-----------------|--------------------------------------------------------------------------------------------------------|
| 0 0 0 0  | 00000000000000  | $10 \cdot (-1 + 0) = -10$                                                                              |
| ⋮        | ⋮               | ⋮                                                                                                      |
| 1 F F F  | 01111111111111  | $10 \cdot \left( -1 + \frac{16382}{16384} \right) = -1.22 \text{ mV}$                                  |
| 2 0 0 0  | 10000000000000  | $10 \cdot \left( -1 + \frac{16384}{16384} \right) = 0$                                                 |
| 2 0 0 1  | 100000000000001 | $10 \cdot \left( -1 + \frac{16386}{16384} \right) = 1.22 \text{ mV}$                                   |
| ⋮        | ⋮               | ⋮                                                                                                      |
| 3 F F F  | 11111111111111  | $10 \cdot \left( -1 + \frac{32766}{16384} \right) = 9.99878$                                           |


**Table 2. MP7611  
Ideal DAC Output vs. Input Code**

*Note: See Electrical Characteristics for real system accuracy*




**Figure 5. Parallel  $\mu\text{P}$  Interface**

## PERFORMANCE CHARACTERISTICS




**Graph 1. Typical Output Settling Characteristic**  
 $V_{REF} = 5\text{ V}$ ,  $R_L = 5\text{ K}$ ,  $C_L = 500\text{ pF}$


Graph 1 shows the typical output settling characteristic of the MP7610 Family for a RESET → ZS → FS → ZS series of code transitions. The top graph shows the output voltage transients, while the bottom graph shows the difference between the output and the ideal output.




**Graph 2. Linearity with**  
 $V_{REF} = 5\text{ V}$ , All DACs, All Codes




**Graph 3. DAC 0 INL vs.  $V_{REF}$**




**Graph 4. DAC 0 DNL vs.  $V_{REF}$**




**Graph 5. DAC 0 Linearity with  $V_{REF} = 5\text{ V}$ ,  $V_{OUT} = \pm 10$**




**Graph 6. DAC 0 Linearity with  $V_{REF} = 4.5\text{ V}$ ,  $V_{OUT} = \pm 9$**




**Graph 7. DAC 0 Linearity with  $V_{REF} = 4\text{ V}$ ,  $V_{OUT} = \pm 8$**



**Graph 8. DAC 0 Linearity with  $V_{REF} = 3.5\text{ V}$ ,  $V_{OUT} = \pm 7$**




**Figure 6. Circuit for Determining Typical Analog Output Pulse Response**




**Graph 9. Typical Response of the MP7610 Family Analog Output to a Current Pulse with  $C_L=500\text{pF}, 5\text{nF}, 50\text{nF}, 500\text{nF}$  (See Figure 6. above)**

**44 LEAD PLASTIC QUAD FLAT PACK  
(14mm x 14mm PQFP, METRIC)  
Q44**



| SYMBOL                   | MILLIMETERS |       | INCHES    |       |
|--------------------------|-------------|-------|-----------|-------|
|                          | MIN         | MAX   | MIN       | MAX   |
| A                        | —           | 3.15  | —         | 0.124 |
| A <sub>1</sub>           | 0.25        | —     | 0.01      | —     |
| A <sub>2</sub>           | 2.6         | 2.8   | 0.102     | 0.110 |
| B                        | 0.3         | 0.4   | 0.012     | 0.016 |
| C                        | 0.13        | 0.23  | 0.005     | 0.009 |
| D                        | 16.95       | 17.45 | 0.667     | 0.687 |
| D <sub>1</sub>           | 13.9        | 14.1  | 0.547     | 0.555 |
| e                        | 1.00 BSC    |       | 0.039 BSC |       |
| L                        | 0.65        | 1.03  | 0.026     | 0.040 |
| α                        | 0°          | 7°    | 0°        | 7°    |
| Coplanarity = 4 mil max. |             |       |           |       |

### 44 LEAD PIN GRID ARRAY (PGA) G44




| SYMBOL | INCHES     |       | MILLIMETERS |       |
|--------|------------|-------|-------------|-------|
|        | MIN        | MAX   | MIN         | MAX   |
| A      | 0.082      | 0.10  | 2.08        | 2.54  |
| b      | 0.016      | 0.020 | 0.406       | 0.508 |
| D      | 0.841      | 0.859 | 21.4        | 21.8  |
| $D_1$  | 0.688      | 0.712 | 17.5        | 18.1  |
| e      | 0.100 typ. |       | 2.54 typ.   |       |
| $L_1$  | 0.170      | 0.190 | 4.32        | 4.83  |
| Q      | 0.050 typ. |       | 1.27 typ.   |       |

| CONNECTION TABLE |     |     |     |     |     |
|------------------|-----|-----|-----|-----|-----|
| PAD              | PIN | PAD | PIN | PAD | PIN |
| 1                | B2  | 16  | G4  | 31  | C8  |
| 2                | B1  | 17  | H4  | 32  | C7  |
| 3                | C2  | 18  | H5  | 33  | B8  |
| 4                | C1  | 19  | G5  | 34  | B7  |
| 5                | D2  | 20  | H6  | 35  | A7  |
| 6                | D1  | 21  | G6  | 36  | B6  |
| 7                | E1  | 22  | H7  | 37  | A6  |
| 8                | E2  | 23  | G7  | 38  | B5  |
| 9                | F1  | 24  | G8  | 39  | A5  |
| 10               | F2  | 25  | F7  | 40  | A4  |
| 11               | G1  | 26  | F8  | 41  | B4  |
| 12               | G2  | 27  | E7  | 42  | A3  |
| 13               | H2  | 28  | E8  | 43  | B3  |
| 14               | G3  | 29  | D8  | 44  | A2  |
| 15               | H3  | 30  | D7  |     |     |

Note: The letters A-H and numbers 1-8 are the coordinates of a grid. For example, pin 1 is at the intersections of the "B" vertical line and the "2" horizontal line.

**44 LEAD PLASTIC LEADED CHIP CARRIER  
(PLCC)  
P44**



| SYMBOL             | INCHES    |        | MILLIMETERS |       |
|--------------------|-----------|--------|-------------|-------|
|                    | MIN       | MAX    | MIN         | MAX   |
| A                  | 0.165     | 0.180  | 4.19        | 4.57  |
| A <sub>1</sub>     | 0.100     | 0.110  | 2.54        | 2.79  |
| A <sub>2</sub>     | 0.148     | 0.156  | 3.76        | 3.96  |
| B                  | 0.013     | 0.021  | 0.330       | 0.553 |
| C                  | 0.097     | 0.0103 | 0.246       | 0.261 |
| D                  | 0.685     | 0.695  | 17.40       | 17.65 |
| D <sub>1</sub> (1) | 0.650     | 0.654  | 16.51       | 16.61 |
| D <sub>2</sub>     | 0.590     | 0.630  | 14.99       | 16.00 |
| D <sub>3</sub>     | 0.500 Ref |        | 12.70 Ref.  |       |
| e <sub>1</sub>     | 0.050 BSC |        | 1.27 BSC    |       |

Note: (1) Dimension D<sub>1</sub> does not include mold protrusion.  
Allowed mold protrusion is 0.254 mm/0.010 in.

## NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1993 EXAR Corporation

Datasheet April 1995

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.