MP75L45



Low Voltage CMOS Buffered Multiplying 12-Bit Digital-to-Analog Converter

FEATURES

- 3.3 V Operation
- Full Four Quadrant Multiplication
- 12-Bit Resolution
- Latch-Up Free
- Extremely Low Power CMOS: 0.3 mW (typ.)

APPLICATIONS

- Disk Drive Servo Systems
- Digital/Synchro Conversion
- Programmable Gain Amplifiers
- Ratiometric A/D Conversion
- Function Generation
- Digitally Controlled Filters

GENERAL DESCRIPTION


The MP75L45 is a 12-bit CMOS multiplying Digital-to-Analog Converter with on-board data latches. It is loaded by a single 12-bit wide word and interfaces directly to most 12- and 16-bit bus systems. Data is loaded into the input latches under the control of the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ inputs; tying these control inputs low

makes the input latches transparent, allowing direct unbuffered operation of the DAC.

The MP75L45 is particularly suitable for single supply operation and applications with wide temperature variations.

Specified for operation over the commercial / industrial ($-40 \text{ to } +85^{\circ}\text{C}$) temperature range, the MP75L45 is available in Plastic dual-in-line (PDIP), Surface Mount (SOIC), and Shrunk Small (SSOP) outline packages.

SIMPLIFIED BLOCK DIAGRAM







ORDERING INFORMATION

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (LSB)
Plastic Dip	–40 to +85°C	MP75L45KN	1	<u>+</u> 1	<u>+</u> 10
SOIC	–40 to +85°C	MP75L45KS	1	<u>+</u> 1	<u>+</u> 10
SSOP	–40 to +85°C	MP75L45KQ	1	<u>+</u> 1	<u>+</u> 10

PIN CONFIGURATIONS

See Packaging Section for Package Dimensions





20 Pin PDIP (0.300") N20 20 Pin SOIC (Jedec, 0.300") - S20 20 Pin SSOP - A20

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	I _{OUT}	Output Current
2	AGND	Analog Ground
3	DGND	Digital Ground
4	DB11	Data Input Bit 11 (MSB)
5	DB10	Data Input Bit 10
6	DB9	Data Input Bit 9
7	DB8	Data Input Bit 8
8	DB7	Data Input Bit 7
9	DB6	Data Input Bit 6
10	DB5	Data Input Bit 5

PIN NO.	NAME	DESCRIPTION		
11	DB4	Data Input Bit 4		
12	DB3	Data Input Bit 3		
13	DB2	Data Input Bit 2		
14	DB1	Data Input Bit 1		
15	DB0	Data Input Bit 0 (LSB)		
16	CS	Chip Select (Active Low)		
17	WR	Write (Active Low)		
18	V_{DD}	Digital Supply Voltage		
19	V_{REF}	Reference Input		
20	R _{FB}	Feedback Resistor		





ELECTRICAL CHARACTERISTICS

 $(V_{DD} = + 3 V, V_{REF} = +3 V$ unless otherwise noted)

			25°C			
Parameter	Symbol	Min	Тур	Max	Units	Test Conditions/Comments
STATIC PERFORMANCE ¹						
Resolution (All Grades)	N	12			Bits	
Integral Non-Linearity (Relative Accuracy)	INL			<u>+</u> 1	LSB	Best Fit Straight Line Spec. (Max INL – Min INL) / 2
Differential Non-Linearity	DNL			<u>+</u> 1	LSB	
Gain Error	GE		<u>+</u> 5	<u>+</u> 10	LSB	Using Internal R _{FB}
Gain Temperature Coefficient ²	TC _{GE}		10		ppm/°C	∆Gain/∆Temperature
Power Supply Rejection Ratio	PSRR		<u>+</u> 50		ppm/%	$ \Delta Gain/\Delta V_{DD} \Delta V_{DD} = \pm 5\%$
Output Leakage Current	l _{OUT}			<u>+</u> 10	nA	
REFERENCE INPUT						
Input Resistance	R _{IN}	7		25	ΚΩ	
DIGITAL INPUTS ³						
Logical "1" Voltage Logical "0" Voltage Input Leakage Current Input Capacitance ² Data Control	V _{IH} V _{IL} I _{LKG} C _{IN} C _{IN}	2.5		0.5 ±1 5 20	V V μA pF pF	
POWER SUPPLY ⁵						
Functional Voltage Range Supply Current	V _{DD} I _{DD}	3	3.3 10	3.6 100	V μA	All digital inputs = 0 V or V _{DD}
SWITCHING CHARACTERISTICS ⁴						
Chip Select to Write Set-Up Time Chip Select to Write Hold Time Data Valid to Write Set-Up Time Data Valid to Write Hold Time Write Pulse Width	tcs tch tds tdh twr		200 10 100 10 175		ns ns ns ns	

NOTES:

- ¹ Full Scale Range (FSR) is 3 V for unipolar mode.
- ² Guaranteed but not production tested.
- 3 Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- See timing diagram.
- Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice





ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2, 3}

V _{DD} to GND 0 to +5 V	Storage Temperature65°C to +150°C
Digital Input Voltage to GND \dots GND -0.5 to V_{DD} +0.5 V	Lead Temperature (Soldering, 10 seconds) +300°C
I_{OUT1} , I_{OUT2} to GND GND -0.5 to V_{DD} +0.5 V	Package Power Dissipation Rating to 75°C
V _{REF} to GND (2)	PDIP, SOIC, SSOP 900mW
V _{RFB} to GND (2) <u>+</u> 25 V	Derates above 75°C

NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100 μ s. V_{DD} refers to AV_{DD} and DV_{DD} . GND refers to AGND and DGND.

3






Figure 1. Write Cycle Timing Diagram



Graph 1. Relative Accuracy vs. Digital Code



20 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) N20




	INC	HES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α		0.200		5.08
A ₁	0.015	_	0.38	_
В	0.014	0.023	0.356	0.584
B ₁ (1)	0.038	0.065	0.965	1.65
С	0.008	0.015	0.203	0.381
D	0.945	1.060	24.0	26.92
Е	0.295	0.325	7.49	8.26
E ₁	0.220	0.310	5.59	7.87
е	0.10	00 BSC	2.54 BSC	
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q ₁	0.055	0.070	1.40	1.78
S	0.040	0.080	1.02	2.03

Note: (1) The minimum limit for dimensions B1 may be 0.023" (0.58 mm) for all four corner leads only.




20 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC) S20



	INC	CHES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	
А	0.097	0.104	2.464	2.642	
A ₁	0.0050	0.0115	0.127	0.292	
В	0.014	0.019	0.356	0.483	
С	0.0091	0.0125	0.231	0.318	
D	0.500	0.510	12.70	12.95	
Е	0.292	0.299	7.42	7.59	
е	0.050 BSC		1.27 BSC		
Н	0.400	0.410	10.16	10.41	
h	0.010	0.016	0.254	0.406	
L	0.016	0.035	0.406	0.889	
α	0°	8°	0°	8°	



20 LEAD SHRINK SMALL OUTLINE PACKAGE (SSOP) A20



	MILLI	METERS	INCHES		
SYMBOL	MIN	MAX	MIN	MAX	
Α	1.73	2.05	0.068	0.081	
A ₁	0.05	0.21	0.002	0.008	
В	0.20	0.40	0.008	0.016	
С	0.13	0.25	0.005	0.010	
D	7.07	7.40	0.278	0.291	
Е	5.20	5.38	0.205	0.212	
е	0.6	0.65 BSC 0.0256 BSC			
Н	7.65	8.1	0.301	0.319	
L	0.45	0.95	0.018	0.037	
α	0°	8°	0°	8°	



NOTICE

/ / / / / / /

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1994 EXAR Corporation Datasheet April 1995

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

T®M[®]