# **MP7545**



CMOS Buffered Multiplying 12-Bit Digital-to-Analog Converter

#### FEATURES

- Full Four Quadrant Multiplication
- 12-Bit Resolution
- Gain Error Tempco (2 ppm/C max.)
- Latch-Up Free
- Single +5 V to +15 V Supply
- Use MP7545B for New Designs
- TTL/15 V VMOS Compatible

# APPLICATIONS

- Industrial Automation
- Automatic Test Equipment
- Disk Drive Servo Systems
- Digital/Synchro Conversion
- Programmable Gain Amplifiers
- Ratiometric A/D Conversion
- Function Generation
- Digitally Controlled Filters

## **GENERAL DESCRIPTION**

The MP7545 is a 12-bit CMOS multiplying Digital-to-Analog Converter with on-board data latches. It is loaded by a single 12-bit wide word and interfaces directly to most 12- and 16-bit bus systems. Data is loaded into the input latches under the control of the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  inputs; tying these control inputs low

makes the input latches transparent allowing direct unbuffered operation of the DAC.

The MP7545 is particularly suitable for single supply operation and applications with wide temperature variations.

The MP7545 can be used with any supply voltage from +5 V to +15 V. With CMOS logic levels at the inputs the device dissipates less than 0.5 mW for  $V_{DD}$  = +5 V.

## SIMPLIFIED BLOCK DIAGRAM





## **ORDERING INFORMATION**

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (LSB)
Plastic Dip	–40 to +85°C	MP7545JN	<u>+</u> 2	<u>+</u> 4	<u>+</u> 20
Plastic Dip	–40 to +85°C	MP7545KN	<u>+</u> 1	<u>+</u> 1	<u>+</u> 10
Plastic Dip	–40 to +85°C	MP7545LN	<u>+</u> 1/2	<u>+</u> 1	<u>+</u> 5
SOIC	–40 to +85°C	MP7545JS	<u>+</u> 2	<u>+</u> 4	<u>+</u> 20
SOIC	–40 to +85°C	MP7545KS	<u>+</u> 1	<u>+</u> 1	<u>+</u> 10
SOIC	–40 to +85°C	MP7545LS	<u>+</u> 1/2	<u>+</u> 1	<u>+</u> 5
PLCC	–40 to +85°C	MP7545JP	<u>+</u> 2	<u>+</u> 4	<u>+</u> 20
PLCC	–40 to +85°C	MP7545KP	<u>+</u> 1	<u>+</u> 1	<u>+</u> 10
PLCC	–40 to +85°C	MP7545LP	<u>+</u> 1/2	<u>+</u> 1	<u>+</u> 5
Ceramic Dip	–40 to +85°C	MP7545AD	<u>+</u> 2	<u>+</u> 4	<u>+</u> 20
Ceramic Dip	–40 to +85°C	MP7545BD	<u>+</u> 1	<u>+</u> 1	<u>+</u> 10
Ceramic Dip	–40 to +85°C	MP7545CD	<u>+</u> 1/2	<u>+</u> 1	<u>+</u> 5
Ceramic Dip	–55 to +125°C	MP7545SD*	<u>+</u> 2	<u>+</u> 4	<u>+</u> 20
Ceramic Dip	–55 to +125°C	MP7545TD*	<u>+</u> 1	<u>+</u> 1	<u>+</u> 10

\*Contact factory for non-compliant military processing





# **PIN OUT DEFINITIONS**

PIN NO.	NAME	DESCRIPTION
1	I <sub>OUT</sub>	Output Current
2	AGND	Analog Ground
3	DGND	Digital Ground
4	DB11	Data Input Bit 11 (MSB)
5	DB10	Data Input Bit 10
6	DB9	Data Input Bit 9
7	DB8	Data Input Bit 8
8	DB7	Data Input Bit 7
9	DB6	Data Input Bit 6
10	DB5	Data Input Bit 5
11	DB4	Data Input Bit 4
12	DB3	Data Input Bit 3
13	DB2	Data Input Bit 2
14	DB1	Data Input Bit 1
15	DB0	Data Input Bit 0 (LSB)
16	CS	Chip Select (Active Low)
17	WR	Write (Active Low)
18	V <sub>DD</sub>	Digital Supply Voltage
19	V <sub>REF</sub>	Reference Input
20	R <sub>FB</sub>	Feedback Resistor







# ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub> = + 5 V, V<sub>REF</sub> = +10 V unless otherwise noted)

Parameter	Symbol	Min	25 <sup>°</sup> С Тур	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE <sup>1</sup>								
Resolution (All Grades)	N	12			12		Bits	
Integral Non-Linearity (Relative Accuracy) J, A, S K, B, T L, C	INL			<u>+</u> 2 <u>+</u> 1 <u>+</u> 1/2		<u>+</u> 2 <u>+</u> 1 <u>+</u> 1/2	LSB	Best Fit Straight Line Spec. (Max INL – Min INL) / 2
Differential Non-Linearity J, A, S K, B, T L, C	DNL			±4 ±1 <u>+</u> 1		<u>+</u> 4 <u>+</u> 1 <u>+</u> 1	LSB	
Gain Error J, A, S K, B, T L, C	GE			<u>+</u> 20 <u>+</u> 10 <u>+</u> 5		<u>+</u> 20 <u>+</u> 10 <u>+</u> 5	LSB	Using Internal R <sub>FB</sub>
Gain Temperature Coefficient <sup>2</sup>	TC <sub>GE</sub>					<u>+</u> 2	ppm/°C	$\Delta$ Gain/ $\Delta$ Temperature
Power Supply Rejection Ratio	PSRR			<u>+</u> 50		<u>+</u> 100	ppm/%	$ \Delta Gain/\Delta V_{DD}  \Delta V_{DD} = \pm 5\%$
Output Leakage Current J, K, L A, B, C S, T	I <sub>OUT</sub>			<u>+</u> 10 <u>+</u> 10 <u>+</u> 10		<u>+</u> 50 <u>+</u> 50 <u>+</u> 200	nA	
DYNAMIC PERFORMANCE <sup>2</sup>								R <sub>L</sub> =100Ω, C <sub>L</sub> =13pF
Current Settling Time AC Feedthrough at I <sub>OUT</sub> Propagation Delay	t <sub>S</sub> F <sub>T</sub> t <sub>PD</sub>		5	2 300		2	µs mV p-p ns	Full Scale Change to 1/2 LSB V <sub>REF</sub> = 10kHz, 20 Vp-p sinewave. From 50% of digital input to 90% of final analog output current
REFERENCE INPUT								
Input Resistance	R <sub>IN</sub>	7		25	7	25	kΩ	
DIGITAL INPUTS <sup>3</sup>								
Logical "1" Voltage Logical "0" Voltage Input Leakage Current Input Capacitance <sup>2</sup> Data	V <sub>IH</sub> V <sub>IL</sub> I <sub>LKG</sub> C <sub>IN</sub>	2.4		0.8 <u>+</u> 1 5	2.4	0.8 <u>+</u> 10 5	V V μA pF	
Control	C <sub>IN</sub>			20		20	pF	







# **ELECTRICAL CHARACTERISTICS (CONT'D)**

Parameter	Symbol	Min	25 <sup>°</sup> С Тур	Max	Tmin t Min	o Tmax Max	Units	Test Conditions/Comments
ANALOG OUTPUTS								
Output Capacitance <sup>2</sup>	C <sub>OUT</sub> C <sub>OUT</sub>			200 70		200 70	pF pF	DAC Inputs all 1's DAC Inputs all 0's
POWER SUPPLY <sup>5</sup>								
Functional Voltage Range Supply Current	V <sub>DD</sub> I <sub>DD</sub>	5		15 2	5	15 2	V mA	All digital inputs = 0 V or $V_{DD}$
SWITCHING CHARACTERISTICS <sup>2, 4</sup>								
Chip Select to Write Set-Up Time Chip Select to Write Hold Time Data Valid to Write Set-Up Time Data Valid to Write Hold Time Write Pulse Width	tcs tcн t <sub>DS</sub> t <sub>DH</sub> t <sub>WR</sub>	280 0 140 10 250	200 100 175		380 0 210 10 400	270 typ 150 typ 280 typ	ns ns ns ns ns	

#### NOTES:

<sup>1</sup> Full Scale Range (FSR) is 10V for unipolar mode.

<sup>2</sup> Guaranteed but not production tested.

<sup>3</sup> Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.

<sup>4</sup> See timing diagram.

<sup>5</sup> Specified values guarantee functionality. Refer to other parameters for accuracy.

#### Specifications are subject to change without notice







# ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub> = + 15 V, V<sub>REF</sub> = +10 V unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE <sup>1</sup>								
Resolution (All Grades)	Ν	12			12		Bits	
Integral Non-Linearity (Relative Accuracy) J, A, S K, B, T L, C	INL			<u>+</u> 2 <u>+</u> 1 <u>+</u> 1/2		<u>+</u> 2 <u>+</u> 1 <u>+</u> 1/2	LSB	Best Fit Straight Line Spec. (Max INL – Min INL) / 2
Differential Non-Linearity J, A, S K, B, T L, C	DNL			±4 <u>+</u> 1 <u>+</u> 1		±4 ±1 <u>+</u> 1	LSB	
Gain Error J, A, S K, B, T L, C	GE			<u>+</u> 25 <u>+</u> 15 <u>+</u> 10		<u>+</u> 25 <u>+</u> 15 <u>+</u> 10	LSB	Using Internal R <sub>FB</sub>
Gain Temperature Coefficient <sup>2</sup>	$TC_{GE}$					<u>+</u> 2	ppm/°C	$\Delta$ Gain/ $\Delta$ Temperature
Power Supply Rejection Ratio	PSRR			<u>+</u> 50		<u>+</u> 100	ppm/%	$ \Delta Gain/\Delta V_{DD}  \Delta V_{DD} = \pm 5\%$
Output Leakage Current J, K, L A, B, C S, T	l <sub>ουτ</sub>			<u>+</u> 10 <u>+</u> 10 <u>+</u> 10		<u>+</u> 50 <u>+</u> 50 <u>+</u> 200	nA	
DYNAMIC PERFORMANCE <sup>2</sup>								R <sub>L</sub> =100Ω, C <sub>L</sub> =13pF
Current Settling Time AC Feedthrough at I <sub>OUT</sub> Glitch Energy Propagation Delay	t <sub>S</sub> F <sub>T</sub> Egl t <sub>PD</sub>		5 250	2 250		2	μs mV p-p nVs ns	Full Scale Change to $1/2$ LSB V <sub>REF</sub> = 10kHz, 20 Vp-p sinewave. V <sub>REF</sub> = AGND From 50% of digital input to 90% of final analog output current
REFERENCE INPUT								
Input Resistance	R <sub>IN</sub>	7		25	7	25	kΩ	
DIGITAL INPUTS <sup>3</sup>								
Logical "1" Voltage Logical "0" Voltage Input Leakage Current Input Capacitance <sup>2</sup> DB0-DB11 WR, CS	V <sub>IH</sub> V <sub>IL</sub> I <sub>LKG</sub> C <sub>IN</sub>	13.5		1.5 <u>+</u> 1 5 20	13.5	1.5 <u>+</u> 10 5 20	V V μA pF pF	$V_{IN} = 0$ or $V_{DD}$ $V_{IN} = 0$ $V_{IN} = 0$





# **ELECTRICAL CHARACTERISTICS (CONT'D)**

Parameter	Symbol	Min	25 <sup>°</sup> С Тур	Max	Tmin t Min	o Tmax Max	Units	Test Conditions/Comments
ANALOG OUTPUTS								
Output Capacitance <sup>2</sup>	C <sub>OUT</sub> C <sub>OUT</sub>			200 70		200 70	pF pF	DAC Inputs all 1's DAC Inputs all 0's
POWER SUPPLY <sup>5</sup>								
Functional Voltage Range Supply Current	V <sub>DD</sub> I <sub>DD</sub>	5		15 2	5	15 2	V mA	All digital inputs = 0 or V <sub>DD</sub>
SWITCHING CHARACTERISTICS <sup>2, 4</sup>								
Chip Select to Write Set-Up Time Chip Select to Write Hold Time Data Valid to Write Set-Up Time Data Valid to Write Hold Time Write Pulse Width	tcs t <sub>CH</sub> t <sub>DS</sub> t <sub>DH</sub> t <sub>WR</sub>	180 0 90 10 160	120 60 100		200 0 120 10 240	150 typ 80 typ 170 typ	ns ns ns ns ns	

#### NOTES:

<sup>1</sup> Full Scale Range (FSR) is 10V for unipolar mode.

<sup>2</sup> Guaranteed but not production tested.

<sup>3</sup> Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.

<sup>4</sup> See timing diagram.

<sup>5</sup> Specified values guarantee functionality. Refer to other parameters for accuracy.

#### Specifications are subject to change without notice

#### ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)<sup>1, 2, 3</sup>

V <sub>DD</sub> to GND	0 to +17 V
Digital Input Voltage to GND	GND -0.5 to V <sub>DD</sub> +0.5 V
I <sub>OUT1</sub> , I <sub>OUT2</sub> to GND	GND –0.5 to V <sub>DD</sub> +0.5 V
V <sub>REF</sub> to GND (2)	<u>+</u> 25 V
V <sub>RFB</sub> to GND (2)	<u>+</u> 25 V
AGND to DGND	<u>+</u> 0.5 V

Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 seconds) $\dots +300^{\circ}C$
Package Power Dissipation Rating to 75°C
CDIP, PDIP, SOIC, PLCC 900mW
Derates above 75°C 12mW/°C

#### NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.

<sup>3</sup> GND refers to AGND and DGND.









## APPLICATION NOTES Refer to Section 8 for Applications Information

#### **Digital Section**

Rev. 2.00

Figure 2. shows the digital structure for one bit.





The digital signals CONTROL and  $\overline{\text{CONTROL}}$  are generated from  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$ .

The input buffers are simple CMOS inverters designed such that when the MP7545 is operated with V<sub>DD</sub> = 5 V, the buffers convert TTL input levels (2.4 V and 0.8 V) into CMOS logic levels. When V<sub>IN</sub> is in the region of 2.0 V to 3.5 V, the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails (V<sub>DD</sub> and DGND) as is practically possible.

The MP7545 may be operated with any supply voltage in the range  $5 \le V_{DD} \le 15$  volts. With  $V_{DD} = +15$  V the input logic levels are CMOS compatible only, i.e., 1.5 V and 13.5 V.



Τ(«)Μ

# MICROPROCESSOR INTERFACING OF THE MP7545

The MP7545 can interface directly to both 8- and 16-bit microprocessors via its 12-bit wide data latch using standard  $\overline{CS}$  and  $\overline{WR}$  control signals.

A typical interface circuit for an 8-bit processor is shown in *Figure 3*. This arrangement uses two memory addresses, one for the lower 8 bits of data to the DAC and one for the upper 4 bits of data into the DAC via the latch.



# MP7545





#### Figure 4. 8-Bit Processor to MP7545 Interface

# *Figure 4.* shows an alternative approach for use with 8-bit processors which have a full 16-bit wide address bus such as 6800, 8080, Z80. This technique uses the 12 lower address lines of the processor address bus to supply data to the DAC, thus each MP7545 connected in this way uses 4k bytes of ad-

#### Figure 5. Connecting the MP7545 to 8-Bit Processors via the Address Bus

dress locations. Data is written to the DAC using a single memory write instruction. The address field of the instruction is organized so that the lower 12 bits contain the data for the DAC and the upper 4 bits contain the address of the 4k block at which the DAC resides.



Graph 1. Relative Accuracy vs. Digital Code





This page left blank











	INC	CHES	MILLI	METERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.165	0.180	4.19	4.57
A <sub>1</sub>	0.100	0.110	2.54	2.79
A <sub>2</sub>	0.148	0.156	3.76	3.96
В	0.013	0.021	0.330	0.533
С	0.008	0.012	0.203	0.305
D	0.385	0.395	9.78	10.03
D <sub>1</sub> (1)	0.350	0.354	8.89	8.99
D <sub>2</sub>	0.290	0.330	7.37	8.38
D <sub>3</sub>	0.2	00 Ref	5.0	8 Ref.
e <sub>1</sub>	0.0	50 BSC	1.2	7 BSC

Note: (1) Dimension  $D_1$  does not include mold protrusion. Allowed mold protrusion is 0.254 mm/0.010 in.





#### 20 LEAD CERAMIC DUAL-IN-LINE (300 MIL CDIP) D20



	INCHES		MILLIN	MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES		
А		0.200		5.08			
b	0.014	0.023	0.356	0.584	—		
b <sub>1</sub>	0.038	0.065	0.965	1.65	2		
с	0.008	0.015	0.203	0.381			
D		1.060		26.92	4		
Е	0.220	0.310	5.59	7.87	4		
E <sub>1</sub>	0.290	0.320	7.37	8.13	7		
е	0.1	00 BSC	2.5	4 BSC	5		
L	0.125	0.200	3.18	5.08			
L <sub>1</sub>	0.150	_	3.81				
Q	0.015	0.070	0.381	1.78	3		
S		0.080		2.03	6		
S <sub>1</sub>	0.005	_	0.13		6		
α	0°	15°	0°	15°			

#### NOTES

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one and is within the shaded area shown.
- 2. The minimum limit for dimension  $b_1$  may be 0.023 (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. The basic lead spacing is 0.100 inch (2.54 mm) between centerlines.
- 6. Applies to all four corners.
- 7. This is measured to outside of lead, not center.











	INC	HES	MILLIN	<b>IETERS</b>
SYMBOL	MIN	MAX	MIN	MAX
А	_	0.200		5.08
A <sub>1</sub>	0.015		0.38	
В	0.014	0.023	0.356	0.584
B <sub>1</sub> (1)	0.038	0.065	0.965	1.65
С	0.008	0.015	0.203	0.381
D	0.945	1.060	24.0	26.92
E	0.295	0.325	7.49	8.26
E <sub>1</sub>	0.220	0.310	5.59	7.87
е	0.1	00 BSC	2.5	4 BSC
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q <sub>1</sub>	0.055	0.070	1.40	1.78
S	0.040	0.080	1.02	2.03

Note: (1) The minimum limit for dimensions B1 may be 0.023" (0.58 mm) for all four corner leads only.









	INC	CHES	MILLIN	<b>IETERS</b>
SYMBOL	MIN	MAX	MIN	MAX
A	0.097	0.104	2.464	2.642
A <sub>1</sub>	0.0050	0.0115	0.127	0.292
В	0.014	0.019	0.356	0.483
С	0.0091	0.0125	0.231	0.318
D	0.500	0.510	12.70	12.95
E	0.292	0.299	7.42	7.59
е	0.0	50 BSC	1.2	7 BSC
Н	0.400	0.410	10.16	10.41
h	0.010	0.016	0.254	0.406
L	0.016	0.035	0.406	0.889
α	0°	8°	0°	8°





# 20 LEAD SHRINK SMALL OUTLINE PACKAGE (SSOP) A20



	MILLIMETERS		INCHES	
SYMBOL	MIN	MAX	MIN	MAX
А	1.73	2.05	0.068	0.081
A <sub>1</sub>	0.05	0.21	0.002	0.008
В	0.20	0.40	0.008	0.016
С	0.13	0.25	0.005	0.010
D	7.07	7.40	0.278	0.291
E	5.20	5.38	0.205	0.212
е	0.65 BSC		0.0256 BSC	
н	7.65	8.1	0.301	0.319
L	0.45	0.95	0.018	0.037
α	0°	8°	0°	8°





#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright EXAR Corporation Datasheet April 1995 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

