## MP1230/31/32



Microprocessor Compatible Double-Buffered 12-Bit Digital-to-Analog Converter

#### **FEATURES**

- Lower Data Bus Feedthrough @ CS = 1
- Stable, More Accurate Segmented DAC Approach
- Ultra Stable
  - 0.2 ppm/°C Linearity Tempco
  - 2 ppm/°C Max. Gain Error Tempco
- Low Sensitivity to Amplifier V<sub>OS</sub>
- C<sub>OUT1</sub> = 80 pF at Full Scale, Gives Fastest Settling Times and Larger, Stable Bandwidth

- Lower Glitch Energy
- Four Quadrant Multiplication
- Low Feedthrough Error
- Low Power Consumption
- TTL/5 V CMOS Compatible
- Latch-Up Free
- Use MP1230A/1231A/1232A for New Designs

#### GENERAL DESCRIPTION

The MP1230/31/32 are 12-bit Digital-to-Analog Converters with 8/4 bit latched inputs for direct interface to the 8-bit data bus. All data loading and data transfer operations are identical to the WRITE cycle of a static RAM.

The MP1230 series uses a unique circuit which significantly reduces transients in the supplies during DATA bus transitions at  $\overline{CS}$ = 1.


The MP1230 series is manufactured using advanced thin film resistors on a double metal CMOS process. The MP1230 series incorporates a unique decoding technique yielding lower glitch, higher speed and excellent accuracy over temperature and time. 12-bit linearity is achieved with minimal trimming. Outstanding features include:

- Stability: Both integral and differential linearity are rated at 0.2 ppm/°C typical, and monotonicity is guaranteed over the entire temperature range including the industrial and military ranges. Scale factor is a low 2 ppm/°C maximum.
- Low Output Capacitance: Due to smaller MOSFET switch geometries allowed by decoding, the output capacitance at I<sub>OUT1</sub> is a low 80pF / 40pF and 25pF / 65 pF at I<sub>OUT2</sub> for the conditions of full scale/zero . This is over twice less than the National DAC1230 Series. Lower capacitance allows the MP1230 series to achieve faster CMOS DAC settling times; less than 1 μsec for a 10 V step to 0.01% when utilizing a high speed output amplifier. Larger output amplifier bandwidths are available for a given amplifier loop gain because a smaller feedback "zero" compensating capacitor is required to offset the smaller I<sub>OUT</sub> capacitance.
- Low Sensitivity to Output Amplifier Offset: 4 quadrant multiplying CMOS DACs provide an output current into the virtual ground of an op amp. The additional linearity error incurred by amplifier offset is reduced by a factor of 2 in the MP1208/1230 series over conventional R-2R DACs, to 330µV per millivolt of offset.





#### SIMPLIFIED BLOCK DIAGRAM



#### **ORDERING INFORMATION**


Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (% FSR)
Plastic Dip	-40 to +85°C	MP1231JN	<u>+</u> 1	<u>+</u> 1	<u>+</u> 0.4
Plastic Dip	–40 to +85°C	MP1230KN	<u>+</u> 1/2	<u>+</u> 3/4	<u>+</u> 0.4
Plastic Dip	–40 to +85°C	MP1232HN	<u>+</u> 2	<u>+</u> 2	<u>+</u> 0.4
SOIC	-40 to +85°C	MP1231JS	<u>+</u> 1	<u>+</u> 1	<u>+</u> 0.4
Ceramic Dip	–40 to +85°C	MP1231AD	<u>+</u> 1	<u>+</u> 1	<u>+</u> 0.4
Ceramic Dip	–40 to +85°C	MP1230BD	<u>+</u> 1/2	<u>+</u> 3/4	<u>+</u> 0.4
Ceramic Dip	–40 to +85°C	MP1232ZD	<u>+</u> 2	<u>+</u> 2	<u>+</u> 0.4
Ceramic Dip	–55 to +125°C	MP1231SD*	<u>+</u> 1	<u>+</u> 1	<u>+</u> 0.4

<sup>\*</sup>Contact factory for non-compliant military processing



#### **PIN CONFIGURATIONS**

See Packaging Section for Package Dimensions



20 Pin CDIP, PDIP (0.300") D20, N20 20 Pin SOIC (Jedec, 0.300") S20

#### **PIN OUT DEFINITIONS**

PIN NO.	NAME	DESCRIPTION
1	CS	Chip Select (Active Low)
2	WR1	Write 1 (Active Low)
3	AGND	Analog Ground
4	DB7	Data Input Bit 7
5	DB6	Data Input Bit 6
6	DB5	Data Input Bit 5
7	DB4	Data Input Bit 4
8	$V_{REF}$	Reference Input Voltage
9	R <sub>FB</sub>	Internal Feedback Resistor
10	DGND	Digital Ground
11	I <sub>OUT1</sub>	Current Output 1
12	I <sub>OUT2</sub>	Current Output 2
13	DB11 (DB3)	Data Input Bit 9 (MSB)
14	DB10 (DB2)	Current Output 10
15	DB9 (DB1)	Data Input Bit 9
16	DB8 (DB0)	Data Input Bit 8 (LSB)
17	XFER	Transfer Control Signal (Active Low)
18	WR2	Write 2 (Active Low)
19	BYTE1/ BYTE2	Byte Sequence Control
20	$V_{DD}$	Positive Power Supply



## **ELECTRICAL CHARACTERISTICS**

(V<sub>DD</sub> = + 15 V, V<sub>REF</sub> = +10 V unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE <sup>1</sup>								FSR = Full Scale Range
Resolution (All Grades)	N	12			12			Bits
Integral Non-Linearity (Relative Accuracy) MP1230 MP1231 MP1232	INL			±1/2 ±1 +2		<u>+</u> 1/2 <u>+</u> 1 <u>+</u> 2	LSB	Best Fit Straight Line Spec. (Max INL – Min INL) / 2
Differential Non-Linearity MP1230 MP1231 MP1232	DNL			±3/4 ±1 ±2		±3/4 ±1 ±2	LSB	
Gain Error	GE		<u>+</u> 0.1	<u>+</u> 0.4		<u>+</u> 0.4	% FSR	Using Internal R <sub>FB</sub>
Gain Temperature Coefficient <sup>2</sup>	TC <sub>GE</sub>		1			<u>+</u> 2	ppm/°C	$\Delta$ Gain/ $\Delta$ Temperature
Power Supply Rejection Ratio	PSRR		5	<u>+</u> 20		<u>+</u> 20	ppm/%	$ \Delta Gain/\Delta V_{DD}  \Delta V_{DD} = \pm 5\%$
Output Leakage Current	I <sub>OUT</sub>		1	<u>+</u> 10		<u>+</u> 200	nA	
DYNAMIC PERFORMANCE <sup>2</sup>								$R_L$ =100 $\Omega$ , $C_L$ =13pF
Current Settling Time AC Feedthrough at I <sub>OUT1</sub>	t <sub>S</sub> F <sub>T</sub>		1.0 1.0				μs mV p-p	Full Scale Change to 1/2 LSB V <sub>REF</sub> =100kHz, 20Vp-p, sinewave
REFERENCE INPUT								
Input Resistance	R <sub>IN</sub>	5	10	20	5	20	kΩ	
DIGITAL INPUTS <sup>3</sup>								
Logical "1" Voltage Logical "0" Voltage Input Leakage Current	V <sub>IH</sub> V <sub>IL</sub> I <sub>LKG</sub>	3.0	2.4 0.1	0.8 <u>+</u> 1	3.0	0.8 <u>+</u> 1	V V μA	
ANALOG OUTPUTS <sup>2</sup>								
Output Capacitance	C <sub>OUT1</sub> C <sub>OUT1</sub> C <sub>OUT2</sub> C <sub>OUT2</sub>		80 40 65 25	100 60 85 45			pF pF pF pF	DAC Inputs all 1's DAC Inputs all 0's DAC Inputs all 1's DAC Inputs all 0's
POWER SUPPLY								
Functional Voltage Range <sup>5</sup> Supply Current	V <sub>DD</sub> I <sub>DD</sub>	4.5	15 1.2	16 2		2	V mA	All digital inputs = 0 V or all = 5 V



#### **ELECTRICAL CHARACTERISTICS (CONT'D)**

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
SWITCHING CHARACTERISTICS <sup>2, 4</sup>								
WR, XFER Pulse Width Data Set-Up Time Data Hold Time CS Set-Up Time CS Hold Time	t <sub>WR</sub> t <sub>DS</sub> t <sub>DH</sub> t <sub>CS</sub> t <sub>CH</sub>	100 100 90 200 10	50 50 70 100 0				ns ns ns ns ns	

#### NOTES:

- Full Scale Range (FSR) is 10V.
- 2 Guaranteed but not production tested
- 3 Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- 4 See switching waveforms
- 5 Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice

## ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)<sup>1, 2, 3</sup>

V <sub>DD</sub> to GND+17 V	Storage Temperature65°C to +150°C
Digital Input Voltage to GND GND $-0.5$ to $V_{DD}$ +0.5 V $I_{OUT1}$ , $I_{OUT2}$ to GND GND $-0.5$ to $V_{DD}$ +0.5 V	Lead Temperature (Soldering, 10 seconds) +300°C
V <sub>REF</sub> to GND <u>+</u> 25 V	Package Power Dissipation Rating to 75°C
V <sub>RFB</sub> to GND±25 V AGND to DGND±1 V	CDIP, PDIP, SOIC
(Functionality Guaranteed ±0.5 V)	Derates above 75°C

#### NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- conditions for extended periods may affect device reliability.


  Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.

GND refers to AGND and DGND.





#### **SWITCHING WAVEFORMS**



#### **DEFINITION OF CONTROL SIGNALS:**

CS: Chip Select.(Active low)

It will enable WR1.

WR1: Write 1 (Active low)

The WR1 is used to load the digital data bits (DB) into

the input latch.

BYTE1/BYTE2: Byte sequence control.

The BYTE1/BYTE2 control pin is used to select both

MSB and LSB input latches.

WR2: Write 2 (Active low)

It will enable XFER.

XFER: Transfer control signal (Active low)

This signal in combination with  $\overline{WR2}$  causes the 16-bit data which is available in the input latches to transfer

to the DAC register

DB0 to DB11: Digital Inputs.

DB0 is the least significant digital input (LSB) and

DB11 is the most significant digital input (MSB).

I<sub>OUT1</sub>: DAC Current Output 1 Bus.

 $I_{OUT1}$  is a maximum for a digital code of all 1's in the DAC register, and is zero for all 0's in the DAC register.

I<sub>OUT2</sub>: DAC Current Output 2 Bus.

I<sub>OUT2</sub> is a complement of I<sub>OUT1</sub>.

R<sub>FB</sub>: Feedback Resistor.

This internal feedback resistor should always be used (not an external resistor) since it matches the resistors in the DAC and tracks these resistors over tempera-

ture.

V<sub>REF</sub>: Reference Voltage Input.

This input connects an external precision voltage source to the internal DAC. The  $V_{REF}$  can be selected over the range of +25V to -25V or the analog signal for

a 4-quadrant multiplying mode application.

V<sub>DD</sub>: Power Supply Voltage.

This is the power supply pin for the part. The  $V_{DD}$  can be from +5 V DC to +15 V DC, however optimum volt-

age is +12 to +15 V DC.

AGND: Analog Ground

Back gate of the DAC N-channel current steering

switches.

DGND: Digital Ground





# APPLICATION NOTES Refer to Section 8 for Applications Information

The MP1230 series allows direct interface to microprocessor system buses without the need for additional interface circuitry. They provide 8 data input lines in parallel for optimum interface to a 16-bit data bus, but can be mapped onto an 8-bit bus by tying lines DB0 through DB3 to lines DB8 through DB11, respectively.

All digital inputs maintain TTL compatibility over the entire range of V<sub>DD</sub>. The internal latches are level-triggered, and therefore can be hardwired for transparent operation. The MP1208 series can be wired for a single layer of buffering by tying the 12-bit DAC register transparent (ground  $\overline{XFER}$  and  $\overline{WR2}$ ) or by tying the 8-bit and 4-bit latch transparent (ground  $\overline{CS}$ ,  $\overline{WR1}$ , BYTE1/BYTE2 = V<sub>DD</sub>). In non-microprocessor applications, the MP1230 series can be wired for flow-through operation. The analog output will continuously reflect the state of the digital inputs by tying the 8-bit latch, 4-bit latch, and 12-bit DAC register transparent.

Double-buffering provides the user with the capability of re-

freshing simultaneously all 12 data bits to the DAC from an 8-bit data bus. Double-buffering also allows a single DAC or several DACs to be updated from the same data bus at the same time. This will be done asynchronously by an external monitoring device (such as a voltage comparator) or by a system interrupt. In this example, tie  $\overline{\text{WR2}}$  low and use the  $\overline{\text{XFER}}$  to update the 12-bit register.

For a two byte load, tie BYTE1/BYTE2 and XFER together and WR1 and WR2 together. The first write will update the 8-bit input latch (the 4-bit latch is also changed). The second write will overwrite the 4-bit latch and transfer all 12 bits to the 12-bit DAC register, updating the DAC. (See Typical Application.)

Use the high order address lines for the device select ( $\overline{CS}$ ). Normally the low order address lines (A0, A1) will be decoded for BYTE1/BYTE2 and  $\overline{XFER}$ . The  $\overline{XFER}$  input can be decoded independently (3 write loads) when independent control is desired.






Figure 1. Two Write Load / Unipolar Configuration



### 20 LEAD CERAMIC DUAL-IN-LINE (300 MIL CDIP) D20






	INCHES		MILLIN	METERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	_	0.200		5.08	
b	0.014	0.023	0.356	0.584	_
b <sub>1</sub>	0.038	0.065	0.965	1.65	2
С	0.008	0.015	0.203	0.381	_
D	_	1.060		26.92	4
Е	0.220	0.310	5.59	7.87	4
E <sub>1</sub>	0.290	0.320	7.37	8.13	7
е	0.10	00 BSC	2.5	4 BSC	5
L	0.125	0.200	3.18	5.08	_
L <sub>1</sub>	0.150	_	3.81	_	_
Q	0.015	0.070	0.381	1.78	3
S	_	0.080	_	2.03	6
S <sub>1</sub>	0.005	_	0.13	_	6
α	0°	15°	0°	15°	

#### NOTES

- Index area; a notch or a lead one identification mark is located adjacent to lead one and is within the shaded area shown.
- 2. The minimum limit for dimension  $b_1$  may be 0.023 (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- The basic lead spacing is 0.100 inch (2.54 mm) between centerlines.
- 6. Applies to all four corners.
- 7. This is measured to outside of lead, not center.



## 20 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) N20




	INC	HES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α		0.200		5.08
A <sub>1</sub>	0.015	_	0.38	_
В	0.014	0.023	0.356	0.584
B <sub>1</sub> (1)	0.038	0.065	0.965	1.65
С	0.008	0.015	0.203	0.381
D	0.945	1.060	24.0	26.92
Е	0.295	0.325	7.49	8.26
E <sub>1</sub>	0.220	0.310	5.59	7.87
е	0.1	00 BSC	2.5	4 BSC
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q <sub>1</sub>	0.055	0.070	1.40	1.78
S	0.040	0.080	1.02	2.03

Note: (1) The minimum limit for dimensions B1 may be 0.023" (0.58 mm) for all four corner leads only.



## 20 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC) S20



	INC	CHES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.097	0.104	2.464	2.642
A <sub>1</sub>	0.0050	0.0115	0.127	0.292
В	0.014	0.019	0.356	0.483
С	0.0091	0.0125	0.231	0.318
D	0.500	0.510	12.70	12.95
Е	0.292	0.299	7.42	7.59
е	0.0	50 BSC	1.2	7 BSC
Н	0.400	0.410	10.16	10.41
h	0.010	0.016	0.254	0.406
L	0.016	0.035	0.406	0.889
α	0°	8°	0°	8°



## **Notes**





#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright EXAR Corporation Datasheet April 1995

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

**T**�M