

MN103004J / 04K / F04K

Type	MN103004J / 04K / F04K
Command RAM (x64-bit)	192KB / 128KB / 256KB (Flash)
Data RAM (x32-bit)	4KB / 10KB / 12KB
Minimum Instruction Execution Time	30ns (at 2.2V, 33MHz) 25ns (at 3.0V, 40MHz)
Interrupts	• RESET • IRQ x8 • NMI x1 • Timer x22 • Input Capture x14 • PWM x4 • SIF x16 • DMAC x4 • WDT • A/D • System error
Timer Counter	Timer Counter 0 to 3: 32-bit x 1 (Interval Timer, Event Count, Toggle Output, Interrupt, A/D Conversion Trigger) Clock Source IOCLK, IOCLK/8, IOCLK/32, External Clock Input, Underflow of Timer Counter Interrupt Source Underflow of Timer Counter 0, 1, 2, 3 Timer Counter 4 to 7: 32-bit x 1 (Interval Timer, Event Count, Toggle Output, Interrupt, Clock Source for Serial I/F, Generation of Timer Synchronous Output Timing) Clock Source IOCLK, IOCLK/8, IOCLK/32, External Clock Input, Underflow of Timer Counter Interrupt Source Underflow of Timer Counter 4, 5, 6, 7 Timer Counter 8 to B: 32-bit x 1 (Interval Timer, Event Count, Toggle Output, Interrupt, Clock Source for Serial I/F, Generation of Timer Synchronous Output Timing) Clock Source IOCLK, IOCLK/8, IOCLK/32, External Clock Input, Underflow of Timer Counter Interrupt Source Underflow of Timer Counter 8, 9, A, B *. Each of Timer Counters 0 to 3, 4 to 7, and 8 to B can be Changed to an 8-, 16-, or 24-bit Timer Counter Timer Counter 10 to 13: 16-bit x 4 (Interval Timer, Event Count, Toggle Output, Interrupt, DMA Start) Clock Source IOCLK, IOCLK/8, IOCLK/32, External Clock Input, Underflow of Timer Counter 0, 1, 2 Interrupt Source Underflow of Timer Counter 10, 11, 12, 13 Timer Counter 14, 15: 16-bit x 2 (Interval Timer, Event Count, Toggle Output, PMW Output, Interrupt, Input Capture (2 Lines), One-shot Output, External Trigger Start, Generation of Timer Synchronous Output Timing, DMA Start) Clock Source IOCLK, IOCLK/8, External Clock Input (2 Lines), Underflow of Timer Counter 0, 1, 2-phase Encode Interrupt Source Overflow of Timer 14, 15, Underflow of Timer 14, 15, Coincidence of Compare Register with Binary Counter or at Capture Watchdog Timer: 16- to 25-bit x 1ch
DMA Controller	Number of Channels 2 Unit of Transfer 8/16/32 bits Max. Transfer Cycles 65535 Starting Factor External Interrupt, Timer Factor, PNM Factor, Serial Transmission/Reception Factor, A/D Conversion finish, Software Factor Transfer Method 2-bus Cycle Transfer Addressing Modes Fixed, Increment, Decrement Transfer Modes Word Transfer, Burst Transfer, Intermittent Transfer
Serial Interface	Serial 0, 1: 7-, 8-bit x 2 (Clock Synchronous Mode, Start-stop Synchronous Mode, I²C Mode) Serial 2: 7-, 8-bit x 1 (Start-stop Synchronous Mode) Serial 3 to 7: 7-, 8-bit x 5 (Clock Synchronous Mode) Clock Source .. (Clock Synchronous Mode, Start-stop Synchronous Mode) IOCLK, Underflow of Timer Counter, External Clock (I²C Mode) IOCLK, Underflow of Timer Counter

I/O Pins	I/O	155	• Common use 137
	Input	16	• Common use 16
A/D Inputs		10-bit x 16ch	
PWM		12-, 14-bit resolution x 4ch (dedicated), 16-bit resolution x 2ch (Common with Timer)	
ICR		28-bit x 13ch + 16-bit x 4ch (Common with Timer)	
OCR		16-bit x 4ch (Common with Timer)	
Timer Synchronous Output		4-bit (Synchronous Output) x 2ch	
Package		QFP208-P-2828A (MN103004J/04K/F04K), FLGA239-C-1313 (MN103004K/F04K)	
Electrical Characteristics			

Supply Current

Parameter	Symbol	Condition	Limit			Unit
			min	typ	max	
Operating Supply Current	IDD1	VDDH, VDDb, VDD, PVDD, AVDD=3.0V VI=VDDH (VDDb) or VSS At internal=40MHz Output released			150	mA
Supply current at stopping	IDD4	VDD, PVDD, AVDD=3.6V VI=VDDH (VDDb) or VSS Fosc=Oscillation stopped Output released			150	μA

A/D Conversion Performance


Parameter	Symbol	Condition	Limit			Unit
			min	typ	max	
Resolution					10	Bits
A/D conversion absolute Error		VREF=±3.0V A/D conversion clock=5MHz			±7	LSB
A/D conversion relative Error					±5	LSB
A/D conversion time			2.8			μs

(Ta= -20 to +85°C, AVDD=3.0V, AVSS=0.0V)

Support Tool

In-Circuit Emulator	PX-ICE103004
----------------------------	--------------

Pin Assignment



* VDD2 for MN103004K or MN103004J and VPP for MN1030F04K

FLGA239-C-1313

* H2 is VDD2 for MN103004K and VPP for MN1030F04K