

C-MOS RASTER/BLOCK CONVERTER
-TOP VIEW-



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	—	GND	26	I	SYSCLK	51	—	V _{DD}	76	—	GND
2	O	203CLK	27	—	V _{DD}	52	I	MADD10	77	I/O	MDATA15
3	—	V _{DD}	28	I	ADD1	53	I	MADD11	78	O	$\overline{\text{MOE}}$
4	I	VEN	29	I	ADD0	54	I	MADD12	79	O	$\overline{\text{MWE}}$
5	I	HEN	30	I	SPH	55	I	MADD13	80	—	V _{DD}
6	—	GND	31	I	$\overline{\text{WR}}$	56	I	MADD14	81	—	GND
7	I/O	PXDATA15	32	I	$\overline{\text{RD}}$	57	I	MADD15	82	I/O	BDATA0
8	I/O	PXDATA14	33	O	$\overline{\text{BSY}}$	58	—	GND	83	I/O	BDATA1
9	I/O	PXDATA13	34	O	CBSY	59	I/O	MDATA0	84	I/O	BDATA2
10	I/O	PXDATA12	35	O	WINDOW	60	I/O	MDATA1	85	I/O	BDATA3
11	I/O	PXDATA11	36	I	MD203	61	I/O	MDATA2	86	I/O	BDATA4
12	I/O	PXDATA10	37	I	SLC	62	I/O	MDATA3	87	I/O	BDATA5
13	I/O	PXDATA9	38	I	MADD0	63	I/O	MDATA4	88	I/O	BDATA6
14	I/O	PXDATA8	39	I	MADD1	64	I/O	MDATA5	89	I/O	BDATA7
15	—	GND	40	—	GND	65	I/O	MDATA6	90	—	GND
16	—	V _{DD}	41	—	V _{DD}	66	—	GND	91	—	V _{DD}
17	I/O	PXDATA7	42	I	MADD2	67	—	V _{DD}	92	O	$\overline{\text{IRD}}$
18	I/O	PXDATA6	43	I	MADD3	68	I/O	MDATA7	93	I/O	$\overline{\text{IWR/COE}}$
19	I/O	PXDATA5	44	I	MADD4	69	I/O	MDATA8	94	I/O	$\overline{\text{ISYNC/DSYNC}}$
20	I/O	PXDATA4	45	I	MADD5	70	I/O	MDATA9	95	I/O	$\overline{\text{IRDY/STOP}}$
21	I/O	PXDATA3	46	I	MADD6	71	I/O	MDATA10	96	I/O	$\overline{\text{EOS}}$
22	I/O	PXDATA2	47	I	MADD7	72	I/O	MDATA11	97	—	GND
23	I/O	PXDATA1	48	I	MADD8	73	I/O	MDATA12	98	I	$\overline{\text{RESET}}$
24	I/O	PXDATA0	49	I	MADD9	74	I/O	MDATA13	99	—	GND
25	—	GND	50	—	GND	75	I/O	MDATA14	100	—	V _{DD}

4	VEN	203CLK	2
5	HEN	BSY	33
26	SYSCLK	CBSY	34
28	ADD1	WINDOW	35
29	ADD0	MOE	78
30	SPH	MWE	79
31	WR	IRD	92
32	RD		
36	MD203	PXDATA0	24
37	SLC	PXDATA1	23
38	MADD0	PXDATA2	22
39	MADD1	PXDATA3	21
42	MADD2	PXDATA4	20
43	MADD3	PXDATA5	19
44	MADD4	PXDATA6	18
45	MADD5	PXDATA7	17
46	MADD6	PXDATA8	14
47	MADD7	PXDATA9	13
48	MADD8	PXDATA10	12
49	MADD9	PXDATA11	11
52	MADD10	PXDATA12	10
53	MADD11	PXDATA13	9
54	MADD12	PXDATA14	8
55	MADD13	PXDATA15	7
56	MADD14	MDATA0	59
57	MADD15	MDATA1	60
98	RESET	MDATA2	61
		MDATA3	62
		MDATA4	63
		MDATA5	64
		MDATA6	65
		MDATA7	68
		MDATA8	69
		MDATA9	70
		MDATA10	71
		MDATA11	72
		MDATA12	73
		MDATA13	74
		MDATA14	75
		MDATA15	77
		BDATA0	82
		BDATA1	83
		BDATA2	84
		BDATA3	85
		BDATA4	86
		BDATA5	87
		BDATA6	88
		BDATA7	89
		IWR/COE	93
		ISYNC/DSYNC	94
		IRDY/STOP	95
		EOS	96

INPUT

ADD1, ADD0	; INTERNAL REGISTER SELECT ADDRESS
HEN	; HORIZONTAL ENABLE
MADD15 - MADD0	; SRAM 16-BIT ADDRESS
MD203	; MD0203/MD0206 SELECT
RESET	; RESET
RD	; DATA READ
SLC	; CODER SELECT
SPH	; PIXEL/HOST SELECT
SYSCLK	; SYSTEM CLOCK
VEN	; VERTICAL ENABLE
WR	; DATA WRITE

OUTPUT

203CLK	; CLOCK FOR MD0203
BSY	; BUSY
CBSY	; COMPRESS/DECOMPRESS BUSY
IRD	; (NOT IN USED)
MOE	; SRAM OUTPUT ENABLE
MWE	; SRAM WRITE ENABLE
WINDOW	; DATA EXISTENCE

INPUT/OUTPUT

BDATA7 - BDATA0	; 8-BIT INTERFACE DATA
EOS	; END-OF-SCAN
IRDY/STOP	; DATA ACCESS INHIBIT
ISYNC/DSYNC	; CODER CONTROLLING BLOCK SYNC
IWR/COE	; CODER BUS OUTPUT ENABLE
MDATA15 - MDATA0	; SRAM 16-BIT DATA
PXDATA15 - PXDATA0	; 16-BIT PIXEL DATA

