

## 1.0 mA, 10 MHz Bandwidth, Rail-to-Rail Op Amp

#### **Features**

• Gain Bandwidth Product: 10 MHz (typ.)

Supply Current: I<sub>Q</sub> = 1.0 mA
 Supply Voltage: 2.4V to 5.5V

Rail-to-Rail Input/Output

Extended Temperature Range: -40°C to +125°C

• Available in Single, Dual and Quad Packages

• Single with Chip Select (CS) (MCP6293)

Dual with Chip Select (CS) (MCP6295)


#### **Applications**

- Automotive
- Portable Equipment
- Photo Diode Pre-amps
- Analog Filters
- Notebooks and PDAs
- · Battery-Powered Systems

#### **Available Tools**

- SPICE Macro Model (at www.microchip.com)
- FilterLab® Software (at www.microchip.com)

#### **Typical Application**




#### Description

The Microchip Technology Inc. MCP6291/2/3/4/5 family of operational amplifiers (op amps) provide wide bandwidth for the current. This family has a 10 MHz gain bandwidth product (GBWP) and a 65° phase margin. This family also operates from a single supply voltage as low as 2.4V, while drawing 1 mA (typ.) quiescent current. In addition, the MCP6291/2/3/4/5 supports rail-to-rail input and output swing, with a common mode input voltage range of  $V_{DD} + 300 \; \text{mV}$  to  $V_{SS} - 300 \; \text{mV}$ . This family of operational amplifiers is designed with Microchip's advanced CMOS process.

The MCP6295 has a chip select line (CS) for dual op amps in an 8-pin package. This device is manufactured by cascading the two op amps, with the output of op amp A being connected to the non-inverting input of op amp B. The chip select line puts the device in a Low Power mode.

The MCP6291/2/3/4/5 family operates in the Extended Temperature Range of -40°C to +125°C. It also has a power supply range of 2.4V to 5.5V.

#### **Package Types**



# 1.0 ELECTRICAL CHARACTERISTICS

#### **Absolute Maximum Ratings †**

V <sub>DD</sub> - V <sub>SS</sub>
All Inputs and Outputs $V_{SS}$ -0.3V to $V_{DD}$ +0.3V
Difference Input Voltage V <sub>DD</sub> - V <sub>SS</sub>
Output Short Circuit Currentcontinuous
Current at Input Pins±2 mA
Current at Output and Supply Pins±30 mA
Storage Temperature65°C to +150°C
Junction Temperature (T <sub>J</sub> )+150°C
ESD Protection On All Pins (HBM/MM)≥ 4 kV/400V

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### PIN FUNCTION TABLE

Name	Function
$V_{IN}+$ , $V_{INA}+$ , $V_{INB}+$ , $V_{INC}+$ , $V_{IND}+$	Non-inverting Inputs
$V_{IN}^-$ , $V_{INA}^-$ , $V_{INB}^-$ , $V_{INC}^-$ , $V_{IND}^-$	Inverting Inputs
$V_{DD}$	Positive Power Supply
V <sub>SS</sub>	Negative Power Supply
V <sub>OUT</sub> , V <sub>OUTA</sub> , V <sub>OUTB</sub> , V <sub>OUTC</sub> , V <sub>OUTD</sub>	Outputs
NC	No Internal Connection
<u>cs</u>	Chip Select
V <sub>OUTA</sub> / V <sub>INB</sub> +	Output of op amp A and non-inverting input of op amp B (MCP6295)

#### DC ELECTRICAL SPECIFICATIONS

$R_L$ = 10 kΩ to $V_{DD}/2$ and $V_{OUT} \approx V_{DD}/2$												
Parameters	Sym	Min	Тур	Max	Units	Conditions						
Input Offset												
Input Offset Voltage	V <sub>OS</sub>	-3.0	_	+3.0	mV	V <sub>CM</sub> = V <sub>SS</sub> (Note 1)						
Input Offset Voltage (Extended Temperature)	V <sub>OS</sub>	-5.0	_	+5.0	mV	$T_A = -40$ °C to +125°C, $V_{CM} = V_{SS}$ (Note 1)						
Input Offset Temperature Drift	$\Delta V_{OS}/\Delta T_{A}$	_	±1.7	1	μV/°C	$T_A = -40$ °C to +125°C, $V_{CM} = V_{SS}$ (Note 1)						
Power Supply Rejection	PSRR	70	90	_	dB	V <sub>CM</sub> = V <sub>SS</sub> (Note 1)						
Input Bias, Input Offset Current and Impedance												
Input Bias Current	I <sub>B</sub>	_	±1.0	_	pА	Note 2						
At Temperature	I <sub>B</sub>	_	50	200	pА	T <sub>A</sub> = +85°C ( <b>Note 2</b> )						
At Temperature	I <sub>B</sub>	_	2	5	nA	T <sub>A</sub> = +125°C (Note 2)						
Input Offset Current	Ios	_	±1.0	_	pА	Note 3						
Common Mode Input Impedance	Z <sub>CM</sub>	_	10 <sup>13</sup>   6	_	$\Omega  pF$	Note 3						
Differential Input Impedance	Z <sub>DIFF</sub>	_	10 <sup>13</sup>   3	_	$\Omega  pF$	Note 3						
Common Mode (Note 4)												
Common Mode Input Range	$V_{CMR}$	V <sub>SS</sub> -0.3	_	V <sub>DD</sub> +0.3	V							
Common Mode Rejection Ratio	CMRR	70	85	_	dB	$V_{CM} = -0.3V$ to 2.5V, $V_{DD} = 5V$						
Common Mode Rejection Ratio	CMRR	65	80	_	dB	$V_{CM} = -0.3V$ to 5.3V, $V_{DD} = 5V$						
Open-Loop Gain												
DC Open-Loop Gain (large signal)	A <sub>OL</sub>	90	110	_	dB	$V_{OUT} = 0.2V \text{ to } V_{DD} - 0.2V,$ $V_{CM} = V_{SS} \text{ (Note 1)}$						

- Note 1:  $V_{CM}$  for op amp B of the MCP6295 is  $V_{SS}$  + 100 mV.
  - 2: The  $V_{INB}$  pin bias current for the MCP6295 is specified by  $I_B$  only.
  - 3: This specification does not apply to the  $V_{OUTA}/V_{INB}$ + pin of the MCP6295.
  - 4: The common mode (V<sub>CM</sub>) range for the MCP6295 is V<sub>SS</sub> + 100 mV to V<sub>DD</sub> 100 mV. And the maximum voltage limit at V<sub>OUTA</sub>/V<sub>INB</sub>+ pin is specified by V<sub>OH</sub> and V<sub>OL</sub>.

### DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, T<sub>A</sub> = +25°C, V<sub>DD</sub> = +2.4V to +5.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = V<sub>DD</sub>/2,  $R_L = 10 \text{ k}\Omega \text{ to } V_{DD}/2 \text{ and } V_{OUT} \approx V_{DD}/2.$ **Parameters** Sym Min Тур Max Units Conditions Output Maximum Output Voltage Swing  $V_{OL}, V_{OH}$  $V_{SS} + 15$  $V_{DD} - 15$ m۷ **Output Short-Circuit Current** ±25 mA **Power Supply**  $T_A = -40$ °C to +125°C Supply Voltage  $V_{DD}$ 2.4 5.5 V Quiescent Current per Amplifier 0.7 1.0 1.3 mΑ  $I_O = 0$ IQ

- Note 1:  $V_{CM}$  for op amp B of the MCP6295 is  $V_{SS}$  + 100 mV.
  - 2: The V<sub>INB</sub>- pin bias current for the MCP6295 is specified by I<sub>B</sub> only.
  - 3: This specification does not apply to the V<sub>OUTA</sub>/V<sub>INB</sub>+ pin of the MCP6295.
  - 4: The common mode ( $V_{CM}$ ) range for the MCP6295 is  $V_{SS}$  + 100 mV to  $V_{DD}$  100 mV. And the maximum voltage limit at  $V_{OUTA}/V_{INB}$ + pin is specified by  $V_{OH}$  and  $V_{OL}$ .

#### AC ELECTRICAL SPECIFICATIONS

**Electrical Characteristics:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = +2.4$ V to +5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $R_L = 10 \text{ k}\Omega$  to  $V_{DD}/2$  and  $C_L = 60 \text{ pF}$ . **Conditions Parameters** Sym Min Тур Max Units **AC Response** Gain Bandwidth Product **GBWP** 10.0 MHz Phase Margin at Unity-Gain PM 65 7 Slew Rate SR V/µs Noise Input Noise Voltage f = 0.1 Hz to 10 Hz Eni 3.5 μVp-p nV/√Hz f = 10 kHzInput Noise Voltage Density 8.7  $e_{ni}$ 3 fA/√Hz f = 1 kHzInput Noise Current Density i<sub>ni</sub>

#### TEMPERATURE SPECIFICATIONS

<b>Electrical Characteristics:</b> Unless otherwise indicated, $V_{DD} = +2.4V$ to +5.5V and $V_{SS} = GND$ .										
Parameters	Sym	Min	Тур	Max	Units	Conditions				
Temperature Ranges										
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	Note				
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C					
Thermal Package Resistances										
Thermal Resistance, 8L-PDIP	$\theta_{JA}$	_	85	_	°C/W					
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	_	163	_	°C/W					
Thermal Resistance, 8L-MSOP	$\theta_{JA}$	_	206	_	°C/W					
Thermal Resistance, 14L-PDIP	$\theta_{JA}$	_	70	_	°C/W					
Thermal Resistance, 14L-SOIC	$\theta_{JA}$	_	120	_	°C/W					
Thermal Resistance, 14L-TSSOP	$\theta_{JA}$	_	100	_	°C/W					

Note: The Junction Temperature (T<sub>J</sub>) must not exceed the Absolute Maximum specification of +150°C.

### MCP6293/MCP6295 CHIP SELECT (CS) SPECIFICATIONS

**Electrical Characteristics:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.4V to +5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $R_L$  = 10 kΩ to  $V_{DD}/2$  and  $C_L$  = 60 pF. **Parameters** Sym Min Max Units **Conditions CS** Low Specifications CS Logic Threshold, Low 0.2 V<sub>DD</sub> ٧  $V_{IL}$  $V_{SS}$ CS Input Current, Low 0.01  $\overline{CS} = V_{SS}$ μΑ ICSL **CS** High Specifications CS Logic Threshold, High  $0.8 V_{DD}$  $V_{DD} \\$ V  $V_{IH}$ CS Input Current, High 0.7 2 μΑ  $\overline{CS} = V_{DD}$ I<sub>CSH</sub> **GND Current** -0.7  $\overline{CS} = V_{DD}$  $I_{\mathsf{Q}}$ μΑ Amplifier Output Leakage 0.01  $\overline{CS} = V_{DD}$ μΑ **Dynamic Specifications (Note 1)**  $\overline{\text{CS}} \text{ Low} \le 0.2 \text{ V}_{\text{DD}}, \text{ G} = +1 \text{ V/V},$ CS Low to Valid Amplifier 4 10 μs  $t_{ON}$  $V_{IN} = V_{DD}/2, V_{OUT} = 0.9 V_{DD}/2, V_{DD} = 5.0V$ Output, Turn-on Time  $\overline{\text{CS}}$  High  $\geq 0.8 \text{ V}_{\text{DD}}$ , G = +1 V/V, CS High to Amplifier Output 0.01 μs t<sub>OFF</sub> High-Z  $V_{IN} = V_{DD}/2, V_{OUT} = 0.1 V_{DD}/2$ ٧ Hysteresis 0.6  $V_{HYST}$  $V_{DD} = 5V$ 

**Note 1:** The input condition (V<sub>IN</sub>) specified applies to both op amp A and B of the MCP6295. The dynamic specification is tested at the output of op amp B (V<sub>OLITB</sub>).

#### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.






FIGURE 2-1: Input Offset Voltage.



**FIGURE 2-2:** Input Bias Current with  $T_A = +85$  °C.



**FIGURE 2-3:** Input Offset Voltage vs. Common Mode Input Voltage with  $V_{DD} = 2.4V$ .







FIGURE 2-4: Input Offset Voltage Drift.



**FIGURE 2-5:** Input Bias Current with  $T_A = +125$  °C.



**FIGURE 2-6:** Input Offset Voltage vs. Common Mode Input Voltage with  $V_{DD} = 5.5V$ .



**FIGURE 2-7:** Input Offset Voltage vs. Output Voltage.







FIGURE 2-8: CMRR, PSRR vs. Frequency.




**FIGURE 2-9:** Input Bias, Input Offset Currents vs. Common Mode Input Voltage with  $T_A = +85$ °C.




**FIGURE 2-10:** Input Bias, Input Offset Currents vs. Ambient Temperature  $V_{DD} = 5.5V$ .




**FIGURE 2-11:** CMRR, PSRR vs. Ambient Temperature.




**FIGURE 2-12:** Input Bias, Input Offset Currents vs. Common Mode Input Voltage with  $T_A = +125$ °C.




**FIGURE 2-13:** Quiescent Current vs. Power Supply Voltage.




**FIGURE 2-14:** Open-Loop Gain, Phase vs. Frequency.




**FIGURE 2-15:** Maximum Output Voltage Swing vs. Frequency.




**FIGURE 2-16:** Output Voltage Headroom vs. Output Current Magnitude.




**FIGURE 2-17:** Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




**FIGURE 2-18:** Slew Rate vs. Ambient Temperature.



**FIGURE 2-19:** Input Noise Voltage Density vs. Frequency.



**FIGURE 2-20:** Output Short-Circuit Current vs. Power Supply Voltage.



**FIGURE 2-21:** Quiescent Current vs. Chip Select ( $\overline{CS}$ ) Voltage with  $V_{DD} = 2.4V$  (MCP6293 and MCP6295 only).




FIGURE 2-22: Input Noise Voltage Density vs. Common Mode Input Voltage at 10 kHz.







FIGURE 2-23: Channel-to-Channel Separation vs. Frequency (MCP6292, MCP6294 and MCP6295 only).




**FIGURE 2-24:** Quiescent Current vs. Chip Select (CS) Voltage with  $V_{DD} = 5.5V$  (MCP6293 and MCP6295 only).




**FIGURE 2-25:** Large Signal Non-inverting Pulse Response.




**FIGURE 2-26:** Small Signal Non-inverting Pulse Response.




**FIGURE 2-27:** Chip Select (CS) to Amplifier Output Response Time with  $V_{DD} = 2.4V$  (MCP6293 and MCP6295 only).



**FIGURE 2-28:** Large Signal Inverting Pulse Response.



**FIGURE 2-29:** Small Signal Inverting Pulse Response.



**FIGURE 2-30:** Chip Select  $(\overline{CS})$  to Amplifier Output Response Time with  $V_{DD} = 5.5V$  (MCP6293 and MCP6295 only).

#### 3.0 APPLICATION INFORMATION

The MCP6291/2/3/4/5 family of op amps is manufactured using Microchip's state-of-the-art CMOS process, specifically designed for low-cost, low-power and general-purpose applications. The low supply voltage, low quiescent current and wide bandwidth makes the MCP6291/2/3/4/5 ideal for battery-powered applications.

#### 3.1 Rail-to-Rail Input

The MCP6291/2/3/4/5 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 3-1 shows the input voltage exceeding the supply voltage without any phase reversal.





FIGURE 3-1: The MCP6291/2/3/4/5 Show No Phase Reversal.

The input stage of the MCP6291/2/3/4/5 op amp uses two differential input stages in parallel. One operates at low common mode input voltage ( $V_{CM}$ ), while the other operates at high  $V_{CM}$ . With this topology, the device operates with  $V_{CM}$  up to 300 mV above  $V_{DD}$  and 300 mV below  $V_{SS}$ . The Input Offset Voltage is measured at  $V_{CM} = V_{SS} - 300$  mV and  $V_{DD} + 300$  mV to ensure proper operation.

Input voltages that exceed the input voltage range ( $V_{SS}-0.3V$  to  $V_{DD}+0.3V$  at 25°C) can cause excessive current to flow into or out of the input pins. Current beyond  $\pm 2$  mA can cause reliability problems. Applications that exceed this rating must be externally limited with a resistor, as shown in Figure 3-2.



**FIGURE 3-2:** Input Current Limiting Resistor  $(R_{IN})$ .

#### 3.2 Rail-to-Rail Output

The output voltage range of the MCP6291/2/3/4/5 op amp is  $V_{DD}-15~\text{mV}$  (min.) and  $V_{SS}+15~\text{mV}$  (max.) when  $R_L=10~\text{k}\Omega$  is connected to  $V_{DD}/2$  and  $V_{DD}=5.5\text{V}$ . Refer to Figure 2-16 for more information.

### 3.3 MCP6293/5 Chip Select (CS)

The MCP6293 and MCP6295 are single and dual op amps with chip select ( $\overline{CS}$ ), respectively. When  $\overline{CS}$  is pulled high, the supply current drops to 0.7  $\mu A$  (typ.) and flows through the  $\overline{CS}$  pin to  $V_{SS}.$  When this happens, the amplifier output is put into a high-impedance state. By pulling  $\overline{CS}$  low, the amplifier is enabled. If the  $\overline{CS}$  pin is left floating, the amplifier may not operate properly. Figure 3-3 shows the output voltage and supply current response to a  $\overline{CS}$  pulse.




FIGURE 3-3: Timing Diagram for the Chip Select (CS) pin on the MCP6293 and MCP6295.

# 3.4 Cascaded Dual Op Amps (MCP6295)

The MCP6295 is a dual op amp with chip select  $(\overline{CS})$ . The chip select line is available on what would be the non-inverting input of a standard dual op amp (pin 5). This feature is provided by connecting the output of op amp A to the non-inverting input of op amp B, as shown in Figure 3-4. The chip select line, which can be connected to a microcontroller I/O line, puts the device in Low Power mode. Refer to Section 3.3 "MCP6283/5 Chip Select (CS)".




FIGURE 3-4: Cascaded Gain Amplifier.


The key issue to note from this configuration is that the output of op amp A is loaded by the input impedance and input offset current ( $I_{OS}$ ) of op amp B. The input impedance of the op amp is typically  $10^{13}\Omega||6$  pF, as specified in the DC specification table (Refer to Section 3.5 "Capacitive Loads" for further details regarding capacitive loads). An  $I_{OS}$  of 15 pA at +85°C and 500 pA at +125°C ( $V_{DD}$  = 5.5V) sinks into the output of op amp A. This is illustrated in Figures 2-5 and 2-12.

The common mode input range of these op amps is specified in the data sheet as  $V_{SS}-300~\text{mV}$  and  $V_{DD}+300~\text{mV}$ . However, since the output of op amp A is limited to  $V_{OL}$  and  $V_{OH}$  (20 mV from the rails with a 10 k $\Omega$  load), the non-inverting input range of op amp B is limited to the common mode input range of  $V_{SS}+20~\text{mV}$  and  $V_{DD}-20~\text{mV}$ .

#### 3.5 Capacitive Loads


Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity-gain buffer (G=+1) is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g.,  $> 100 \ pF$  when G = +1), a small series resistor at the output (R<sub>ISO</sub> in Figure 3-5) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 3-5:** Output Resistor, R<sub>ISO</sub> stabilizes large capacitive loads.

Figure 3-6 gives recommended  $R_{\rm ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1+|Signal Gain| (e.g., -1 V/V gives  $G_N$  = +2 V/V).



**FIGURE 3-6:** Recommended R<sub>ISO</sub> values for Capacitive Loads.

After selecting  $R_{\rm ISO}$  for your circuit, double-check the resulting frequency response peaking and step response overshoot. Modify  $R_{\rm ISO}$ 's value until the response is reasonable. Bench evaluation and simulations with the MCP6291/2/3/4/5 SPICE macro model are very helpful.


#### 3.6 Supply Bypass

With this family of operational amplifiers, the power supply pin ( $V_{DD}$  for single supply) should have a local bypass capacitor (i.e., 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm for good high-frequency performance. It also needs a bulk capacitor (i.e., 1  $\mu$ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other parts.

### 3.7 PCB Surface Leakage

In applications where low input bias current is critical, printed circuit board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5 pA, if current-to-flow, which is greater than the MCP6291/2/3/4/5 family's bias current at 25°C (1 pA, typ).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 3-7.



**FIGURE 3-7:** Example Guard Ring Layout for Inverting Gain.

- For Inverting (Figure 3-7) and Transimpedance Amplifiers (convert current to voltage, such as photo detectors):
  - a. Connect the guard ring to the non-inverting input pin (V<sub>IN</sub>+). This biases the guard ring to the same reference voltage as the op amp (e.g., V<sub>DD</sub>/2 or ground).
  - Connect the inverting pin (V<sub>IN</sub>-) to the input with a wire that does not touch the PCB surface.
- 2. Non-inverting Gain and Unity-Gain Buffer:
  - Connect the non-inverting pin (V<sub>IN</sub>+) to the input with a wire that does not touch the PCB surface.
  - Connect the guard ring to the inverting input pin (V<sub>IN</sub>-). This biases the guard ring to the common mode input voltage.

#### 3.8 Application Circuits

# 3.8.1 MULTIPLE FEEDBACK LOW-PASS FILTER

The MCP6291/2/3/4/5 op amp can be used in activefilter applications. Figure 3-8 shows an inverting, thirdorder, multiple feedback low-pass filter that can be used as an anti-aliasing filter.




FIGURE 3-8: Multiple Feedback Low-Pass Filter.

This filter, and others, can be designed using Microchip's FilterLab® software, which is available on our web site (www.microchip.com).

#### 3.8.2 PHOTO DIODE AMPLIFIER

Figure 3-9 shows a photo diode biased in the photovoltaic mode for high precision. The resistor R converts the diode current  $I_D$  to the voltage  $V_{OUT}$ . The capacitor is used to limit the bandwidth or to stabilize the circuit against the diode's capacitance (it is not always needed).





FIGURE 3-9: Photo Diode Amplifier.

# 3.8.3 CASCADED OP AMPS APPLICATIONS

The MCP6295 provides the flexibility of Low Power mode for dual op amps in an 8-pin package. The MCP6295 eliminates the added cost and space in battery-powered applications by using two single op amps with chip select lines or a 10-pin device with chip select line for each op amp. The only inherent limitation to this device is that the two op amps are internally cascaded. Therefore, this device cannot be used in circuits that require active or passive elements between the two op amps. However, there are several applications where this op amp configuration with chip select line becomes suitable. The circuits below show possible applications for this device.

#### 3.8.3.1 Load Isolation

With the cascaded op amp configuration, op amp B can be used to isolate the load from op amp A. In applications where op amp A is driving capacitive or low resistance loads in the feedback loop (such as an integrator circuit or filter circuit) the op amp may not have sufficient source current to drive the load. In this case, op amp B can be used as a buffer.



**FIGURE 3-10:** Isolating the Load with a Buffer.

#### 3.8.3.2 Cascaded Gain

Figure 3-11 shows a cascaded gain circuit configuration with chip select. Op amps A and B are configured in a non-inverting amplifier configuration. In this configuration, it is important to note that the input offset voltage of op amp A is amplified by the gain of op amp A and B, as shown below:

$$V_{OUT} = V_{IN}G_AG_B + V_{OSA}G_AG_B + V_{OSB}G_B$$
 Where: 
$$G_A = \text{ op amp A gain}$$
 
$$G_B = \text{ op amp B gain}$$
 
$$V_{OSA} = \text{ op amp A offset voltage}$$
 
$$V_{OSB} = \text{ op amp B offset voltage}$$

Therefore, it is recommended to set most of the gain with op amp A and use op amp B with relatively small gain, or as a unity-gain buffer.




FIGURE 3-11: Cascaded Gain Circuit Configuration.

#### 3.8.3.3 Difference Amplifier

Figure 3-12 shows op amp A as a difference amplifier with chip select. In this configuration, it is recommended to use well matched resistors (0.1%) to increase the common mode rejection ratio (CMRR). Op amp B can be used for additional gain or as a unity-gain buffer to isolate the load from the difference amplifier.





FIGURE 3-12: Difference Amplifier Circuit.

#### 3.8.3.4 Buffered Non-inverting Integrator


Figure 3-13 shows a buffered non-inverting integrator with chip select. Op amp A is configured as a non-inverting integrator. In this configuration, matching the impedance at each input is recommended.  $R_f$  is used to provide a feedback loop at frequencies << 1/( $2\pi RC$ ). Op amp B is used to isolate the load from the integrator.



**FIGURE 3-13:** Buffered Non-inverting Integrator with Chip Select Circuit.

# 3.8.3.5 Integrator with Active Compensation and a Chip Select

Figure 3-14 uses an active compensator (op amp B) to compensate for the non-ideal characteristics introduced at higher frequency integration. The alternative is to use a passive element, such as a resistor, for compensation. However, the quality of compensation would not be constant since the AC characteristics of an amplifier varies over temperature and process. This circuit uses op amp B as a unity-gain buffer to isolate the integration capacitor  $C_1$  from op amp A and drives the capacitor with low impedance source. Since both amplifiers are matched very well, it provides a higher quality of integration.



**FIGURE 3-14:** Integrator Circuit with Active Compensation.

# 3.8.3.6 Second-Order MFB Low-Pass Filter with an Extra Pole-Zero Pair

Figure 3-15 is a second-order multiple feedback low-pass filter with chip select. Use the Filterlab software from Microchip to determine the R and C values for the op amp A's second-order filter. Op amp B can be used to add a pole-zero pair using  $C_3$  and  $R_6$ .




FIGURE 3-15: Second-Order Multiple Feedback Low-Pass Filter with an Extra Pole-Zero Pair and Chip Select.

# 3.8.3.7 Second-Order Sallen-Key Low-Pass Filter with an Extra Pole-Zero Pair

Figure 3-16 is a second-order Sallen-Key low-pass filter with chip select. Use the Filterlab software from Microchip to determine the R and C values for the op amp A's second-order filter. Op amp B can be used to add a pole-zero pair using  $C_3$  and  $R_5$ .




FIGURE 3-16: Second-Order Sallen-Key Low-Pass Filter with an Extra Pole-Zero Pair and Chip Select.

# 3.8.3.8 Capacitorless Second-Order Low-Pass filter with Chip Select

The low-pass filter shown in Figure 3-17 does not require external capacitors. It uses only three external resistors. The op amp's GBWP sets the corner frequency.  $R_1$  and  $R_2$  are used to set the circuit gain and  $R_3$  is used to set the Q. To avoid gain peaking in the frequency response, Q needs to be low (lower values need to be selected for  $R_3$ ). Note that the amplifier bandwidth varies greatly over temperature and process. However, this configuration provides a low cost solution for applications with high bandwidth.




FIGURE 3-17: Capacitorless Second-Order Low-Pass Filter with Chip Select Circuit.

#### 4.0 DESIGN TOOLS

Microchip provides the basic design tools needed for the MCP6291/2/3/4/5 family of op amps.

#### 4.1 SPICE Macro Model

The latest version of SPICE Macro Model for the MCP6291/2/3/4/5 op amps is available on our web site at www.microchip.com. This model is intended to be an initial design tool that works well in the op amp's linear region of operation at room temperature. See the model file for information on its capabilities.


Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

#### 4.2 FilterLab<sup>®</sup> Software

Microchip's FilterLab software is an innovative tool that simplifies analog active-filter (using op amps) design. Available at no cost from our web site at www.microchip.com, the FilterLab active-filter software design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

#### 5.0 PACKAGING INFORMATION

#### 5.1 **Package Marking Information**



Legend: XX...X Customer specific information\*

ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters


for customer specific information.

6291


Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev#, and assembly code). For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.

### **Package Marking Information (Continued)**


### 14-Lead PDIP (300 mil) (MCP6294)



### 14-Lead SOIC (150 mil) (MCP6294)




#### 14-Lead TSSOP (MCP6294)




#### Example:




#### Example:



#### Example:



### 8-Lead Plastic Micro Small Outline Package (MS) (MSOP)



	Units		INCHES		М	ILLIMETERS	*
Dimension Lim	its	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.026 BSC			0.65 BSC	
Overall Height	Α	-	-	.043	-	-	1.10
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95
Standoff	A1	.000	-	.006	0.00	-	0.15
Overall Width	E		.193 TYP.			4.90 BSC	
Molded Package Width	E1		.118 BSC		3.00 BSC		
Overall Length	D		.118 BSC			3.00 BSC	
Foot Length	L	.016	.024	.031	0.40	0.60	0.80
Footprint (Reference)	F		.037 REF			0.95 REF	
Foot Angle	ф	0°	-	8°	0°	-	8°
Lead Thickness	С	.003	.006	.009	0.08	-	0.23
Lead Width	В	.009	.012	.016	0.22	-	0.40
Mold Draft Angle Top	α	5 <sup>5</sup> °	-	15°	5°	-	15°
Mold Draft Angle Bottom	β	5 <sup>5°</sup>	n 1	15°	5°	-	15°

<sup>\*</sup>Controlling Parameter


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-187

Drawing No. C04-111

### 8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



	Units		INCHES*		M	IILLIMETERS	3
Dimensi	ion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.

JEDEC Equivalent: MS-001 Drawing No. C04-018

<sup>\*</sup> Controlling Parameter § Significant Characteristic

### 8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)



	Units		INCHES*		N	IILLIMETERS	3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


Controlling Parameter

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-057

<sup>§</sup> Significant Characteristic

### 14-Lead Plastic Dual In-line (P) – 300 mil (PDIP)




	Units		INCHES*		N	IILLIMETERS	3
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eВ	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-005

<sup>\*</sup> Controlling Parameter § Significant Characteristic

### 14-Lead Plastic Small Outline (SL) - Narrow, 150 mil (SOIC)



	Units		INCHES*		N	IILLIMETERS	3
Dimensior	Limits	MIN	MOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-065

<sup>\*</sup> Controlling Parameter § Significant Characteristic

### 14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)



	Units		INCHES		N	IILLIMETERS	S*
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.026			0.65	
Overall Height	Α			.043			1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	Е	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.193	.197	.201	4.90	5.00	5.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	B1	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.005" (0.127mm) per side.

JEDEC Equivalent: MO-153

Drawing No. C04-087

<sup>\*</sup> Controlling Parameter § Significant Characteristic

NOTES:

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>x</u> /	<u>/XX</u>	Exa	mples:	
Device Temp		ckage	a)	MCP6291-E/SN:	Extended Temperature, 8LD SOIC package.
	ange		b)	MCP6291-E/MS:	Extended Temperature, 8LD MSOP package.
			c)	MCP6291-E/P:	Extended Temperature, 8LD PDIP package.
Device:	MCP6291T: Si (T	ingle Operational Amplifier ingle Operational Amplifier fape and Reel) (SOIC, MSOP) ual Operational Amplifier	d)	MCP6291T-E/SN:	Tape and Reel, Extended Temperature, 8LD SOIC package.
	MCP6292T: Di (T	rual Operational Amplifier (ape and Reel) (SOIC, MSOP)	a)	MCP6292-E/SN:	Extended Temperature, 8LD SOIC package.
	CI	ingle Operational Amplifier with this Select	b)	MCP6292-E/MS:	Extended Temperature, 8LD MSOP package.
	CI	ingle Operational Amplifier with hip Select (Tape and Reel) (SOIC, MSOP)	c)	MCP6292-E/P:	Extended Temperature, 8LD PDIP package.
	MCP6294T: Q: (T MCP6295: D:	Auad Operational Amplifier Auad Operational Amplifier Fape and Reel) (SOIC, TSSOP) Fual Operational Amplifier with Chip Select	d)	MCP6292T-E/SN:	Tape and Reel, Extended Temperature, 8LD SOIC package.
		rual Operational Amplifier with Chip Select Tape and Reel) (SOIC, MSOP)	a)	MCP6293-E/SN:	Extended Temperature, 8LD SOIC package.
Temperature Range:	E = -40°C to	C to +125°C	b)	MCP6293-E/MS:	Extended Temperature, 8LD MSOP package.
remperature ivange.	L = -40 C K	0 +125 C	c)	MCP6293-E/P:	Extended Temperature, 8LD PDIP package.
Package:	SN = Plastic S	DIP (300 mil Body), 8-lead, 14-lead SOIC, (150 mil Body), 8-lead	d)	MCP6293T-E/SN:	Tape and Reel, Extended Temperature, 8LD SOIC package.
		SOIC (150 mil Body), 14-lead TSSOP (4.4mm Body), 14-lead	a)	MCP6294-E/P:	Extended Temperature, 14LD PDIP package.
L			b)	MCP6294T-E/SL:	Tape and Reel, Extended Temperature, 14LD SOIC package.
			c)	MCP6294-E/SL:	Extended Temperature, 14LD SOIC package.
			d)	MCP6294-E/ST:	Extended Temperature, 14LD TSSOP package.
			a)	MCP6295-E/SN:	Extended Temperature, 8LD SOIC package.
			b)	MCP6295-E/MS:	Extended Temperature, 8LD MSOP package.
			c)	MCP6295-E/P:	Extended Temperature, 8LD PDIP package.
			d)	MCP6295T-E/SN:	Tape and Reel, Extended Temperature, 8LD SOIC package.

#### **Sales and Support**

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002 ===

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: 480-792-7627 Web Address: www.microchip.com

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

**Boston** 

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** 

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334

Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose

1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286

**Toronto** 

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia

Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing

Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033. China

Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building, No. 2 Fengxiangnan Road, Ronggui Town, Shunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China

Tel: 86-532-5027355 Fax: 86-532-5027205

India

Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062

Japan

Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934 Singapore

200 Middle Road #07-02 Prime Centre Singapore, 188980

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan

Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### **EUROPE**

Austria

Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399

Fax: 43-7242-2244-393

Denmark

Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark

Tel: 45-4420-9895 Fax: 45-4420-9910

France

Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611

Fax: 39-0331-466781 Netherlands

Waegenburghtplein 4

NL-5152 JR, Drunen, Netherlands Tel: 31-416-690399

Fax: 31-416-690340 **United Kingdom** 

505 Eskdale Road Winnersh Triangle Wokingham

Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/28/04