4M x 8 Bit Dynamic Random Access Memory Module

The MCM84430 is a 32M dynamic random access memory (DRAM) module organized as 4,194,304 x 8 bits. The module is a 30–lead single–in–line memory modules (SIMM) consisting of two MCM517400B DRAMs housed in a 20/26 J lead small outline packages (SOJ) mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM517400B is a CMOS high speed, dynamic random access memory organized as 4,194,304 four bit words and fabricated with CMOS silicon–gate process technology.

- Three-State Data Output
- Early–Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 2048 Cycle Refresh: 32 ms (Max)
- Consists of Two 4M x 4 DRAMs and Two 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM84430-50 = 50 ns (Max)

MCM84430-60 = 60 ns (Max)

MCM84430-70 = 70 ns (Max)


Low Active Power Dissipation: MCM84430–50 = 1.43 W (Max)

MCM84430-60 = 1.21 W (Max)

MCM84430-70 = 1.05 W (Max)


- Low Standby Power Dissipation: TTL Levels = 22 mW (Max)
 CMOS Levels = 11 mW (Max)
- CAS Control for Eight Common I/O Lines


FUNCTIONAL BLOCK DIAGRAM



10/95

MCM84430





PIN NAMES							
A0 – A10 Address Inputs							
DQ0 – DQ7 Data Input/Output							
CAS Column Address Strobe							
RAS Row Address Strobe							
W Read/Write Input							
V _{CC} Power (+ 5 V)							
V _{SS} Ground							
NC No Connection							



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to + 7	V
Data Output Current per DQ Pin	l _{out}	50	mA
Power Dissipation	PD	1.8	W
Operating Temperature Range	T _A	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

Storage Temperature Range

Tstg

-55 to + 150

C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	V _{CC} + 0.5	V
Logic Low Voltage, All Inputs	V _{IL}	- 0.5*	_	0.8	V

^{* -2.0} V at pulse width ≤ 20 ns

DC CHARACTERISTICS AND SUPPLY CURRENTS

Charac	cteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM84430–50, t_{RC} = 90 ns MCM84430–60, t_{RC} = 110 ns MCM84430–70, t_{RC} = 130 ns	I _{CC1}	_ _ _	260 220 190	mA	1
V _{CC} Power Supply Current (Standb	y) (RAS = CAS = V _{IH})	I _{CC2}	_	4	mA	
V _{CC} Power Supply Current During F	RAS Only Refresh Cycles MCM84430–50, t _{RC} = 90 ns MCM84430–60, t _{RC} = 110 ns MCM84430–70, t _{RC} = 130 ns	I _{CC3}	_ _ _	260 220 190	mA	1
V _{CC} Power Supply Current During F	I _{CC4}	_ _ _	160 140 120	mA	1, 2	
V _{CC} Power Supply Current (Standb	y) (RAS = CAS = $V_{CC} - 0.2 \text{ V}$)	I _{CC5}	_	2	mA	
V _{CC} Power Supply Current During (I _{CC6}	_ _ _	260 220 190	mA	1	
Input Leakage Current ($V_{SS} \le V_{in} \le$	I _{lkg(I)}	- 20	20	μΑ		
Output Leakage Current (CAS at Lo	gic 1, V _{SS} ≤ V _{in} ≤ V _{CC})	I _{lkg(O)}	- 10	10	μΑ	
Output High Voltage (I _{OH} = -5 mA)		Voн	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)		V _{OL}	_	0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Measured with one address transition per page mode cycle.

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V}, \text{ Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Max	Unit
Input Capacitance A0 – A10, W, CAS, RAS	C _{in}	24	pF
Input/Output Capacitance DQ0 – DQ7	C _{I/O}	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I ∆t/∆V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symb	Symbol		MCM84430-50		MCM84430-60		MCM84430-70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	tRC	90	_	110	_	130	_	ns	
Access Time from RAS	^t RELQV	tRAC	_	50	_	60	_	70	ns	4, 9, 10
Access Time from CAS	^t CELQV	t _{CAC}	_	13	_	15	_	20	ns	4, 9
Access Time from Column Address	†AVQV	^t AA	_	25	_	30	_	35	ns	4, 10
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	30	_	35	_	40	ns	4
CAS to Output in Low-Z	[†] CELQX	t _{CLZ}	0	_	0	_	0	_	ns	4
Output Buffer and Turn-Off Delay	^t CEHQZ	tOFF	0	13	0	15	0	15	ns	5
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	3	50	ns	3
RAS Precharge Time	^t REHREL	t _{RP}	30	_	40	_	50	_	ns	
RAS Pulse Width	^t RELREH	t _{RAS}	50	10 k	60	10 k	70	10 k	ns	
RAS Hold Time	^t CELREH	^t RSH	13	_	15	_	20	_	ns	
CAS Hold Time	^t RELCEH	tCSH	50	_	60	_	70	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	30	_	35	_	40	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	13	10 k	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	17	37	20	45	20	50	ns	9
RAS to Column Address Delay Time	^t RELAV	^t RAD	12	25	15	30	15	35	ns	10
CAS to RAS Precharge Time	^t CEHREL	^t CRP	5	_	5	_	5	_	ns	
CAS Precharge Time	^t CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	^t AVREL	^t ASR	0	_	0	_	0	_	ns	
Row Address Hold Time	^t RELAX	^t RAH	7	_	10	_	10	_	ns	
Column Address Setup Time	^t AVCEL	^t ASC	0	_	0	_	0	_	ns	
Column Address Hold Time	^t CELAX	^t CAH	10	_	10	_	15	_	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	25	_	30	_	35	_	ns	
Read Command Setup Time	twHCEL	tRCS	0	_	0	_	0	_	ns	
Read Comman <u>d Ho</u> ld Time Referenced to CAS	^t CEHWX	tRCH	0	_	0	_	0	_	ns	6
Read Comman <u>d Ho</u> ld Time Referenced to RAS	[†] REHWX	^t RRH	0	_	0	_	0	_	ns	6
Write Comman <u>d Ho</u> ld Time Referenced to CAS	^t CELWH	tWCH	10	_	10	_	15	_	ns	
Write Command Pulse Width	tWLWH	tWP	10	_	10	_	15	_	ns	

NOTES:

(continued)

2. AC measurements $t_T = 5.0 \text{ ns}$.

4. Measured with a load equivalent to 2 TTL loads and 100 pF.

6. Either $t_{\mbox{RCH}}$ or $t_{\mbox{RRH}}$ must be satisfied for a read cycle.

^{1.} An initial pause of 200 µs is required after power—up fo<u>llowed</u> by 8 <u>RAS</u> only refresh cycles before <u>proper</u> device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.

^{3.} VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

^{5.} toff (max) defines the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.

READ AND WRITE CYCLES (Continued)

	Sym	bol	MCM84	1430–50	MCM84	430–60	MCM84430-70			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Command to RAS Lead Time	^t WLREH	tRWL	15	_	15	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	15	_	15	_	20	_	ns	
Data In Setup Time	^t DVCEL	tDS	0	_	0	_	0	_	ns	7
Data In Hold Time	^t CELDX	^t DH	10	_	10	_	15	_	ns	7
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	8
Refresh Period	^t RVRV	tRFSH	_	32	_	32	_	32	ms	
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	10	_	10	_	10	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	tRPC	5	_	5	_	5	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	^t CEHCEL	^t CPT	20	_	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twts	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	10	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	^t WHREL	tWRP	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	tWRH	10	_	10	_	10	_	ns	

NOTES:

- 7. These parameters are referenced to CAS leading edge.
- 8. twcs is specified as a reference point only. If twcs ≥ twcs (min), the cycle is an early write cycle and the DQ pins remain high impedance throughout the entire cycle. If this condition is not met, DQ is indeterminate.
- 9. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 10. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

FAST PAGE MODE READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	ool	MCM84430-50		MCM84430-60		MCM84430-70			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast Page Mode Cycle Time	^t CELCEL	tPC	35		40	_	45	_	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	^t CEHREH	^t RHCP	30		35	_	40	_	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	tRASP	50	200 k	60	200 k	70	200 k	ns	


NOTES:

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.


4. AC measurements $t_T = 5.0$ ns.

MCM84430 MOTOROLA DRAM


READ CYCLE




EARLY WRITE CYCLE



FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




MCM84430 MOTOROLA DRAM


RAS ONLY REFRESH CYCLE (W is Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 – A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 32 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11–bit address fields. A total of twenty–two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read c<u>ycle</u> begi<u>ns as</u> described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device <u>is independent</u> of the address multiplex window; however, CAS must be active before or at tRCD maximum to <u>guarantee</u> valid data out (DQ) at tRAC (access time from RAS active transition). If the tRCD <u>maximum</u> is exceeded, read access time is determined by the CAS clock active <u>transition</u> (tCAC).

The RAS and CAS clocks must remain active for a minimum time of translation translation. The RAS and translation the cycle, and for time translation translation that the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of translation the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High–Z (three–state).

WRITE CYCLE

The user can write to the DRAM with either an early write or page mode early write cycle. Early write mode is discussed here, while page mode write operation is covered elsewhere.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of W to active (VIL). Early write mode is distinguished by the active transition of W, with respect to CAS. Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time twcs before CAS active transition. Data in (DQ) is referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the module. Read access time in page mode (tCAC) is typically half the regular RAS clock access time (tRAC). Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum of tCP, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tpC). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM84430 require refresh every 32 milliseconds

This is accomplished by cycling through the 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds. Burst refresh, a refresh of all 2048 rows consecutively, must be performed every 32 milliseconds.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS <u>before</u> RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time twRP before and time twRH after RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to <u>occ</u>ur while maintaining valid data at the output <u>pin.</u> Holding CAS active the end of a read or write cycle, while RAS cycles inactive for t_{RP} and back to active, <u>starts</u> the hid<u>den</u> refresh. This is essentially the execution of a CAS <u>before</u> RAS refresh from a cycle in progress (see <u>Figure</u> 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read–write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 2048 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of **8 CAS before RAS** initialization cycles. Test procedure:

- 1. Write 0s into all memory cells (normal write mode).
- Select a column address, and read 0 out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 2048 times.
- Select a <u>column address</u>, and write 1 into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 2048 times.
- Read 1s (normal read mode), which were written at step three.
- 5. Repeat steps one through four using complement data.






Figure 1. Hidden Refresh Cycle


ORDERING INFORMATION (Order by Full Part Number)



PACKAGE DIMENSIONS

S PACKAGE SIMM MODULE **CASE 839A-01**





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- TABS TO BE ELECTRICALLY CONNECTED BOTH SIDES OF CARD
- DIMENSION E INCLUDES PLATING AND/OR METALIZATION.

 5. CONTACT ZONE MUST BE FREE OF HOLES.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	3.495	3.505	88.78	89.02
В	0.545	0.555	13.85	14.09
С		0.208		5.28
D	0.065	0.075	1.66	1.90
Е	0.047	0.053	1.20	1.34
F	0.045	0.055	1.15	1.39
G	0.100	BSC	2.54	BSC
Н	_	0.010		0.25
L	0.080		2.04	
M	0.075	0.085	1.91	2.15
N	0.128	0.138	3.26	3.50
Р	0.045		1.15	
Q	0.123	0.127	3.13	3.22
R	0.245	0.255	6.23	6.47
S	0.005	0.015	0.13	0.38
U	3.229	3.239	82.02	82.27
٧	0.395	0.405	10.04	10.28
W	0.100		2.54	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and una registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



