MCM84000

4M x 8 Bit Dynamic Random Access Memory Module

The MCM84000 is a 32M dynamic random access memory (DRAM) module organized as 4,194,304 x 8 bits. The module is a 30–lead single–in–line memory modules (SIMM) consisting of eight MCM54100A DRAMs housed in a 20/26 J lead small outline packages (SOJ) mounted on a substrate along with a 0.22 μ F (min) decoupling capacitor mounted under each DRAM. The MCM54100A is a CMOS high speed, dynamic random access memory organized as 4,194,304 one bit words and fabricated with CMOS silicon–gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh

٠


- 1024 Cycle Refresh: 16 ms (Max)
- Consists of Eight 4M x 1 DRAMs and Eight 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM84000–60 = 60 ns (Max)
 - MCM84000–70 = 70 ns (Max)
 - Low Active Power Dissipation: MCM84000–60 = 5.28 W (Max) MCM84000–70 = 4.40 W (Max)
- Low Standby Power Dissipation: TTL Levels = 88 mW (Max)


CMOS Levels = 44 mW (Max)

CAS Control for Eight Common I/O Lines

PIN NAMES


A0 – A10 Address Inputs
DQ0 – DQ7 Data Input/Output
CAS Column Address Strobe
RAS Row Address Strobe
W Read/Write Input
V _{CC} Power (+ 5 V)
V _{SS} Ground
NC No Connection







FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 1 to + 7	V
Voltage Relative to $V_{\mbox{\scriptsize SS}}$ for Any Pin Except $V_{\mbox{\scriptsize CC}}$	V _{in} , V _{out}	– 1 to + 7	V
Data Output Current per DQ Pin	l _{out}	50	mA
Power Dissipation	PD	5.6	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	– 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	—	6.5	V
Logic Low Voltage, All Inputs	VIL	- 1.0		0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Characteristic					
V _{CC} Power Supply Current	MCM84000–60, t _{RC} = 110 ns MCM84000–70, t _{RC} = 130 ns	ICC1	_	960 800	mA	1
V_{CC} Power Supply Current (Standby) (RAS = CAS	S = V _{IH})	ICC2	—	16	mA	
V _{CC} Power Supply Current During RAS Only Refr	esh Cycles MCM84000–60, t _{RC} = 110 ns MCM84000–70, t _{RC} = 130 ns	ICC3		960 800	mA	1
V _{CC} Power Supply Current During Fast Page Mod	e Cycle MCM84000–60, t _{PC} = 45 ns MCM84000–70, t _{PC} = 45 ns	ICC4		480 480	mA	1, 2
V_{CC} Power Supply Current (Standby) (RAS = CAS	$S = V_{CC} - 0.2 V$	ICC5	—	8	mA	
V _{CC} Power Supply Current During CAS Before RA	AS Refresh Cycle MCM84000–60, t _{RC} = 110 ns MCM84000–70, t _{RC} = 130 ns	ICC6	_	960 800	mA	1
Input Leakage Current (V_{SS} \le V_{in} \le V_{CC})		I _{lkg(l)}	- 80	80	μA	
Output Leakage Current (CAS at Logic 1, $V_{SS} \le V$	in ^{≤ V} CC)	l _{lkg(O)}	- 20	20	μA	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	VOH	2.4	—	V		
Output Low Voltage (I _{OL} = 4.2 mA)		V _{OL}	—	0.4	V	

NOTES:

1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.

2. Measured with one address transition per page mode cycle.

CAPACITANCE (f = 1.0 MHz, $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit
Input Capacitance A0 – A10, W,	CAS, RAS	C _{in}	50	pF
Input/Output Capacitance D	Q0 – DQ7	C _{I/O}	22	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	Symbol		MCM84000-60		MCM84000-70		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	110	—	130	—	ns	5
Fast Page Mode Cycle Time	^t CELCEL	tPC	45	—	45	—	ns	
Access Time from RAS	^t RELQV	^t RAC	—	60	—	70	ns	6, 7
Access Time from CAS	^t CELQV	^t CAC	—	20	—	20	ns	6, 8
Access Time from Column Address	^t AVQV	t _{AA}	—	30	—	35	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	—	40	—	40	ns	6
CAS to Output in Low-Z	^t CELQX	^t CLZ	0	—	0	—	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	tOFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tT	tT	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	40	—	50	—	ns	
RAS Pulse Width	^t RELREH	^t RAS	60	10 k	70	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	60	200 k	70	200 k	ns	
RAS Hold Time	^t CELREH	^t RSH	20	—	20	—	ns	
CAS Hold Time	^t RELCEH	^t CSH	60	—	70	—	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	40	—	40	—	ns	
CAS Pulse Width	^t CELCEH	^t CAS	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	20	40	20	50	ns	11
RAS to Column Address Delay Time	^t RELAV	^t RAD	15	30	15	35	ns	12
CAS to RAS Precharge Time	^t CEHREL	^t CRP	5	—	5	-	ns	
CAS Precharge Time	^t CEHCEL	^t CP	10	—	10	-	ns	
Row Address Setup Time	^t AVREL	^t ASR	0	—	0	-	ns	
Row Address Hold Time	^t RELAX	^t RAH	10	—	10	I —	ns	
Column Address Setup Time	^t AVCEL	tASC	0	—	0	_	ns	
Column Address Hold Time	^t CELAX	^t CAH	15	—	15	-	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	30	—	35	_	ns	
Read Command Setup Time	tWHCEL	^t RCS	0	_	0	_	ns	

1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.

4. AC measurements $t_T = 5.0$ ns.

5. The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is ensured.

6. Measured with a current load equivalent to 2 TTL (-200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OI} = 0.8 V$.

7. Assumes that $t_{RCD} \leq t_{RCD}$ (max).

8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).

9. Assumes that $t_{RAD} \geq t_{RAD}$ (max).

10. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.

12. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max), then access time is controlled exclusively by tAA.


READ AND WRITE CYCLES (Continued)

	Sym	bol	MCM84	MCM84000-60		MCM84000-70		Τ
Parameter	Std	Alt	Min	Мах	Min	Min Max		Notes
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0	-	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	-	0	-	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	^t WCH	10	-	15	-	ns	
Write Command Pulse Width	^t WLWH	tWP	10	—	15	—	ns	
Write Command to RAS Lead Time	^t WLREH	^t RWL	20	—	20	—	ns	
Write Command to CAS Lead Time	^t WLCEH	^t CWL	20	—	20	—	ns	
Data in Setup Time	^t DVCEL	^t DS	0	—	0	—	ns	14
Data in Hold Time	^t CELDX	^t DH	15	—	15	—	ns	14
Refresh Period	^t RVRV	^t RFSH	—	16	—	16	ms	
Write Command Setup Time	tWLCEL	twcs	0	—	0	—	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	^t CSR	5	—	5	—	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	15	—	15	—	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	—	0	—	ns	
CAS Precharge Time for CAS Before RAS Counter Time	^t CEHCEL	^t CPT	30	-	40	-	ns	
Write Command Setup Time (Test Mode)	^t WLREL	tWTS	10	—	10	—	ns	
Write Command Hold Time (Test Mode)	^t RELWH	^t WTH	10	—	10	—	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	^t WHREL	twrp	10	-	10	-	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	^t WRH	10	_	10	-	ns	


NOTES:


13. Either t_{RRH} or t_{RCH} must be satisfie<u>d for</u> a read cycle.
14. These parameters are referenced to CAS leading edge in random write cycles.

15. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.





EARLY WRITE CYCLE






FAST PAGE MODE EARLY WRITE CYCLE






HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



MOTOROLA DRAM

DEVICE INITIALIZATION

On power–up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty-two address bits, eleven rows and eleven columns, <u>will decode</u> one of the 4,194,304 wor<u>d loc</u>ations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} mini-<u>mum</u>) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This <u>"gate</u>" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

<u>There are three other variations in addressing the module:</u> **RAS only refresh cycle, CAS before RAS refresh cycle,** and **page mode**.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read c<u>vcle begins as</u> described in **ADDRESS-ING THE RAM**, with RAS and CAS<u>active transitions latching</u> the desired bit location. The write (W<u>) inp</u>ut level must be high (VIH), t_{RCS} (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however, CAS must be active before or at t_{RCD} maximum to guarantee valid data out (DQ) at t_{RAC} (access time from RAS active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the CAS clock active transition (t_{CAC}).

The RAS and CAS clocks must remain active for a minimum time of tRAS and tCAS, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tRRH or tRCH after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High–Z (three–state).

WRITE CYCLE

The user can write to the DRAM with either an early write or page mode early write cycle. Early write mode is discussed here, while page mode write operation is covered elsewhere.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of W to active (VIL). Early write mode is distinguished by the active transition of W, with respect to CAS. Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time twcs before CAS active transition. Data in (DQ) is referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for t_{RWL} and t_{CWL}, respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time (t_{RAC}). Page mode operation consists of keeping RAS active while toggling CAS between V_{IH} and V_{IL}. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum of t_{CP}, while RAS remains low (V_{IL}). The second CAS active transition while RAS is low initiates the first page mode cycle (t_{PC}). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM84000 require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds.

A normal read or write operation to the RAM will refresh all the bits (4096) associated with <u>the</u> particular row <u>decoded</u>. Thre<u>e oth</u>er methods of refresh, **RAS–only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

RAS–Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS <u>before</u> RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time tWRP before and time tWRH after RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh


Hidden refresh allows refresh cycles to <u>occ</u>ur while maintaining valid data at the output <u>pin</u>. Holding CAS active the end of a read or write cycle, while RAS cycles inactive for t_{RP} and back to active, <u>starts</u> the hid<u>den</u> refresh. This is essentially the execution of a CAS <u>be</u>fore RAS refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST


The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of **8 CAS before RAS** initialization cycles. Test procedure:

- 1. Write 0s into all memory cells (normal write mode).
- 2. Select a col<u>umn</u> address, <u>and</u> read 0 out of the cell by performing **CAS** before **RAS** refresh counter test, read cycle. Repeat this operation 1024 times.
- 3. Select a <u>column address, and write 1 into the cell by per-</u> forming **CAS before RAS refresh counter test, write cycle.** Repeat this operation 1024 times.
- Read 1s (normal read mode), which were written at step three.
 Repeat steps one through four using complement data.








PACKAGE DIMENSIONS

S PACKAGE SIMM MODULE CASE 839-02



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH. 3. TABS TO BE ELECTRICALLY CONNECTED BOTH SIDES OF CARD.

 DIMENSION E INCLUDES PLATING AND/OR METALIZATION.

5. CONTACT ZONE MUST BE FREE OF HOLES.

	MILLIM	ETERS	INC	HES		
DIM	MIN	I MAX MIN		MAX		
Α	88.78	89.02	3.495	3.505		
В	20.20	20.44	0.795	0.805		
C	_	5.28	-	0.208		
D	1.66	1.90	0.065	0.075		
E	1.20	1.34	0.047	0.053		
F	1.15	1.39	0.045	0.055		
G	2.54	BSC	0.100	BSC		
Н	—	0.25	-	0.010		
L	2.04	-	0.080	-		
М	1.91	2.15	0.075	0.085		
N	3.26	3.50	0.128	0.138		
P	1.15	-	0.045	_		
Q	3.13	3.22	0.123	0.127		
R	6.23	6.47	0.245	0.255		
S	0.13	0.38	0.005	0.015		
U	82.02	82.27	3.229	3.239		
V	10.04	10.28	0.395	0.405		
W	2.54	-	0.100	_		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death allowed with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



