1M x 8 Bit Dynamic Random Access Module

The MCM81430 is an 8M dynamic random access memory (DRAM) module organized as 1,048,576 x 8 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of two MCM54400AN DRAMs housed in a 20/26 J-lead small outline package (SOJ) and mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM54400AN is a CMOS high-speed dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.


- Three-State Data Output
- Early-Write Common I/O Capability
- · Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: 16 ms (Max)
- Consists of Two 4M DRAMs and Two 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM81430-60 = 60 ns (Max)
 MCM81430-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM81430-60 = 1.32 W (Max)


MCM81430-70 = 1.10 W (Max)

- Low Standby Power Dissipation: TTL Levels = 22 mW (Max)
 CMOS Levels = 11 mW (Max)
- CAS Control for Eight Common I/O Lines
- Available in Edge Connector (MCM81430S) or Pin Connector (MCM81430L)

PIN NAMES						
A0 – A9 Address Inputs						
DQ0 – DQ7 Data Input/Output						
CAS Column Address Strobe						
RAS Row Address Strobe						
W Read/Write Input						
V _{CC} Power (+ 5 V)						
V _{SS} Ground						
NC No Connection						


MCM81430







FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	– 1 to + 7	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	– 1 to + 7	V
Data Output Current per DQ Pin	l _{out}	50	mA
Power Dissipation	PD	1.4	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
	VSS	0	0	0	
Logic High Voltage, All Inputs	ViH	2.4	_	6.5	V
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic			Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM81430-60, t_{RC} = 110 ns MCM81430-70, t_{RC} = 130 ns	ICC1	_	240 200	mA	1
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CA}$	/S = V _{IH})	I _{CC2}	_	4	mA	
V _{CC} Power Supply Current During RAS Only Ref	fresh Cycles MCM81430-60, t _{RC} = 110 ns MCM81430-70, t _{RC} = 130 ns	I _{CC3}	_	240 200	mA	1
V _{CC} Power Supply Current During Fast Page Mo	ode Cycle MCM81430-60, tp _C = 45 ns MCM81430-70, tp _C = 45 ns	ICC4	_	140 140	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS = CA	\S = V _{CC} - 0.2 V)	I _{CC5}	_	2	mA	
V _{CC} Power Supply Current During CAS Before R	RAS Refresh Cycle MCM81430-60, t _{RC} = 110 ns MCM81430-70, t _{RC} = 130 ns	I _{CC6}	_	240 200	mA	1
Input Leakage Current (0 $V_{SS} \le V_{in} \le V_{CC}$)		l _{lkg(l)}	- 20	20	μΑ	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V	$V_{out} \le V_{CC}$	I _{lkg(O)}	- 10	10	μΑ	
Output High Voltage (I _{OH} = - 5 mA)		VOH	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)		V _{OL}		0.4	V	

NOTES

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Parameter		Symbol	Max	Unit
Input Capacitance	$A0 - A9$, \overline{W} , \overline{CAS} , \overline{RAS}	C _{in}	24	pF
Input/Output Capacitance	DQ0 – DQ7	C _{I/O}	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I ∆t/∆V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol MCM81430-60 M		MCM81430-70					
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL.	tRC	110	_	130	_	ns	5
Fast Page Mode Cycle Time	tCELCEL.	t _{PC}	45	_	45	_	ns	
Access Time from RAS	^t RELQV	^t RAC	_	60	_	70	ns	6, 7
Access Time from CAS	^t CELQV	^t CAC	_	20	_	20	ns	6, 8
Access Time from Column Address	^t AVQV	t _{AA}	_	30	_	35	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	40	_	40	ns	6
CAS to Output in Low-Z	tCELQX	^t CLZ	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	t _{OFF}	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	tŢ	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	t _{RP}	40	_	50	_	ns	
RAS Pulse Width	^t RELREH	t _{RAS}	60	10 k	70	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	60	200 k	70	200 k	ns	
RAS Hold Time	^t CELREH	^t RSH	20	_	20	_	ns	
CAS Hold Time	^t RELCEH	^t CSH	60	_	70	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	^t RHCP	40	_	40	_	ns	
CAS Pulse Width	^t CELCEH	t _{CAS}	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	tRELCEL.	^t RCD	20	40	20	50	ns	11
RAS to Column Address Delay Time	†RELAV	^t RAD	15	30	15	35	ns	12
CAS to RAS Precharge Time	^t CEHREL	^t CRP	5	_	5	_	ns	
CAS Precharge Time	^t CEHCEL	t _{CP}	10	_	10	_	ns	
Row Address Setup Time	†AVREL	^t ASR	0	_	0	_	ns	
Row Address Hold Time	tRELAX	^t RAH	10	_	10	_	ns	
Column Address Setup Time	†AVCEL	^t ASC	0	_	0	_	ns	
Column Address Hold Time	tCELAX	^t CAH	15	_	15	_	ns	
Column Address to RAS Lead Time	^t AVREH	tRAL	30	_	35	_	ns	
Read Command Setup Time	tWHCEL	t _{RCS}	0	_	0	_	ns	

NOTES: (continued)

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL ($-200 \,\mu\text{A}$, + 4 mA) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0 \,\text{V}$ and $V_{OL} = 0.8 \,\text{V}$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)


	Syn	nbol	MCM81430-60		MCM81430-70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	^t WCH	10	_	15	_	ns	
Write Command Pulse Width	tWLWH	t _{WP}	10	_	15	_	ns	
Write Command to RAS Lead Time	^t WLREH	t _{RWL}	20	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	^t CWL	20	_	20	_	ns	
Data in Setup Time	^t DVCEL	t _{DS}	0	_	0	_	ns	14
Data in Hold Time	^t CELDX	t _{DH}	15	_	15	_	ns	14
Refresh Period	^t RVRV	^t RFSH	_	16	_	16	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	15
CAS to Write Delay	tCELWL	tCWD	50	_	50	_	ns	15
RAS to Write Delay	^t RELWL	tRWD	90	_	100	_	ns	15
Column Address to Write Delay Time	^t AVWL	tAWD	60	_	65	_	ns	15
CAS Precharge to Write Delay Time (Page Mode)	^t CEHWL	tCPWD	70	_	70	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	^t CSR	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	15	_	15	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	tRPC	0	<u> </u>	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	^t CEHCEL	^t CPT	30	_	40	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	tWTS	10	l –	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	^t WHREL	tWRP	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	^t WRH	10	_	10	_	ns	

NOTES:


- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles.

^{15.} t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




RAS ONLY REFRESH CYCLE (W is Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 – A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 byte locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. \overline{CAS} controls read access time: \overline{CAS} must be active before or at t_{RCD} maximum to guarantee valid data out (DQ) at t_{RAC} (access time from \overline{RAS} active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the \overline{CAS} clock active transition (t_{CAC}).

The \overline{RAS} and \overline{CAS} clocks must remain active for a minimum time of t_{RAS} and t_{CAS} , respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after \overline{RAS} or \overline{CAS} inactive transition, respectively, to maintain the data at that bit location. Once \overline{RAS} transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. t_{RS} DQ is valid, but not latched, as long as the t_{RS} clock is active. When the t_{RS} clock transitions to inactive, the output will switch to High Z (three-state) t_{RS} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with either an early write or page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time translation and precharge time translation of \overline{W} , with respect to \overline{CAS} . Minimum active time translation as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for transition to complete the cycle. after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (tCAC) is typically half the regular \overline{RAS} clock access time, tRAC. Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between VIH and VIL. The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by trasp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM81430 require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM81430. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time twrp before and time twrh after RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS** before **RAS** refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See **CAS** before **RAS** refresh counter test cycle timing diagram.

The test can be performed only after a minimum of $8 \overline{\text{CAS}}$ before $\overline{\text{RAS}}$ initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- 3. Select a column address and write "1" into the cell by performing the CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- 4. Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.






Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



PACKAGE DIMENSIONS

S PACKAGE SIMM MODULE **CASE 839A-01**




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- 714.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.
 3. TABS TO BE ELECTRICALLY CONNECTED BOTH SIDES OF CARD.
- 4. DIMENSION E INCLUDES PLATING AND/OR METALIZATION.
- 5. CONTACT ZONE MUST BE FREE OF HOLES.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	3.495	3.505	88.78	89.02
В	0.545	0.555	13.85	14.09
С	_	0.208	_	5.28
D	0.065	0.075	1.66	1.90
E	0.047	0.053	1.20	1.34
F	0.045	0.055	1.15	1.39
G	0.100	BSC	2.54	BSC
Н	_	0.010	_	0.25
L	0.080	_	2.04	
M	0.075	0.085	1.91	2.15
N	0.128	0.138	3.26	3.50
P	0.045	_	1.15	
Q	0.123	0.127	3.13	3.22
R	0.245	0.255	6.23	6.47
S	0.005	0.015	0.13	0.38
U	3.229	3.239	82.02	82.27
٧	0.395	0.405	10.04	10.28
W	0.100	_	2.54	_

L PACKAGE SIP MODULE CASE 852A-02



- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS			
DIM	MIN	MAX	MIN	MAX			
Α	3.480	3.520	88.39	89.41			
В	_	0.520	-	13.21			
С	_	0.350	_	8.89			
D	0.016	0.024	0.41	0.61			
G	0.100	BSC	2.54 BSC				
J	0.004	0.016	0.10	0.40			
K	_	0.64	_	16.38			
L	2.900	BSC	73.6	6 BSC			

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and ... are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



