512K x 8 CMOS Dynamic RAM Page Mode

The MCM54800A is a 0.7μ CMOS high–speed, dynamic random access memory. It is organized as 524,288 eight–bit words and fabricated with CMOS silicon–gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54800A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 400 mil J–lead small outline package and a 400 mil thin small outline package (TSOP).

- Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- Self Refresh (MCM5V4800A only)
- 1024 Cycle Refresh:

MCM54800A = 16 ms

MCM5L4800A and MCM5V4800A = 128 ms

• Fast Access Time (t_{RAC}):

MCM54800A-70, MCM5L4800A-70, and MCM5V4800A-70 = 70 ns (Max) MCM54800A-80, MCM5L4800A-80, and MCM5V4800A-80 = 80 ns (Max) MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM54800A-70, MCM5L4800A-70, and MCM5V4800A-70 = 578 mW (Max) MCM54800A-80, MCM5L4800A-80, and MCM5V4800A-80 = 495 mW (Max) MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10 = 440 mW (Max)

• Low Standby Power Dissipation:

MCM54800A, MCM5L4800A, and MCM5V4800A = 11 mW (Max, TTL Levels) MCM54800A = 5.5 mW (Max, CMOS Levels)

MCM54L800A and MCM5V4800A = 1.1 mW (Max, CMOS Levels)

• Battery Backup Power Dissipation:


MCM5L4800A = 1.7 mW (Max, Battery Backup Mode, tRC = 125 μs)


• Self Refresh Power Dissipation:

MCM5V4800A = 1.1 mW (Max, Self Refresh Mode)

Motorola is announcing the end-of-life status of the 512Kx8 CMOS (MCM54800A) Dynamic RAM product family. Motorola will accept orders until April 3, 1996, and will support deliveries until October 3, 1996. There are no Motorola offerings that will directly replace these devices.

MCM54800A MCM5L4800A MCM5V4800A






PIN NAMES
A0 – A8, A9R

REV 3 10/95



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 1 to + 7	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	– 1 to + 7	V
Data Out Current	l _{out}	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high—impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

· · · · · · · · · · · · · · · · · · ·	~				
Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V
Logic Low Voltage, All Inputs Except DQ0 - DQ7	VIL	- 1.0*	_	0.8	V
Logic Low Voltage, DQ0 – DQ7	V _{IL}	- 0.5**	_	0.8	V

^{*- 2.5} V at pulse width ≤ 20 ns

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM54800A-70, MCM5L4800A-70, and MCM5V4800A-70, t _{RC} = 130 ns MCM54800A-80, MCM5L4800A-80, and MCM5V4800A-80, t _{RC} = 150 ns MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t _{RC} = 180 ns	I _{CC1}	_ _ _ _	105 90 80	mA	1, 2
V_{CC} Power Supply Current (Standby) (RAS = CAS = V_{IH})	I _{CC2}	_	2	mA	
$\label{eq:CC} V_{CC} \mbox{ Power Supply Current During RAS Only Refresh Cycles (CAS = V_{IH})} \\ \mbox{ MCM54800A-70, MCM5L4800A-70, and MCM5V4800A-70, t}_{RC} = 130 \mbox{ ns} \\ \mbox{ MCM54800A-80, MCM5L4800A-80, and MCM5V4800A-80, t}_{RC} = 150 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ \mbox{ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, and MCM5V4800A-10, t}_{RC} = 180 \mbox{ ns} \\ MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, and MCM5V480A-10, and MCM5V480A-10$	I _{CC3}	_ _ _	105 90 80	mA	1, 2
$\label{eq:CC} V_{CC} \ \ Power \ Supply \ Current \ During \ Fast \ Page \ Mode \ Cycle \ (RAS = V_{IL}) \\ MCM54800A-70, \ MCM5L4800A-70, \ and \ MCM5V4800A-70, \ tp_{C} = 45 \ ns \\ MCM54800A-80, \ MCM5L4800A-80, \ and \ MCM5V4800A-80, \ tp_{C} = 50 \ ns \\ MCM54800A-10, \ MCM5L4800A-10, \ and \ MCM5V4800A-10, \ tp_{C} = 60 \ ns \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	I _{CC4}	 - -	75 65 60	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM54800A MCM5L4800A and MCM5V4800A	I _{CC5}	_ _	1.0 200	mA μA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM54800A-70, MCM5L4800A-70, and MCM5V4800A-70, t _{RC} = 130 ns MCM54800A-80, MCM5L4800A-80, and MCM5V4800A-80, t _{RC} = 150 ns MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t _{RC} = 180 ns	I _{CC6}	_ _ _	105 90 80	mA	1
V_{CC} Power Supply Current, <u>Battery Backup Mode—MCM5L4800A Only</u> (t _{RC} = 125 μs; t _{RAS} = 1 μs; CAS = CAS Before RAS Cycle or 0.2 V; A0 – A8, A9R, W, D = V_{CC} – 0.2 V or 0.2 V)	I _{CC7}	_	300	μА	1, 3
V_{CC} -Power Supply Current, Self Refresh Mode — MCM5V4800A Only (RAS = CAS = V _{IL} ; A0 – A8, A9R, W, G = V_{CC} – 0.2 V or 0.2 V; DQ0–DQ7 = V_{CC} – 0.2 V, 0.2 V, or Open)	I _{CC8}	_	200	μА	
Input Leakage Current (0 V ≤ V _{in} ≤ 7.0 V)	l _{lkg(l)}	– 10	10	μΑ	
Output Leakage Current (0 V \leq V _{Out} \leq 7.0 V, Output Disable)	l _{lkg(O)}	- 10	10	μΑ	
Output High Voltage (I _{OH} = - 5 mA)	Voн	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}	_	0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading. Maximum currents are at the specified cycle time (min) with the output open.
- 2. Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
- 3. t_{RAS} (max) = 1 μ s is only applied to refresh of battery back–up. t_{RAS} (max) = 10 μ s is applied to functional operating.

CAPACITANCE (f = 1.0 MHz, $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, periodically sampled, not 100% tested)

Parameter		Symbol	Max	Unit
Input Capacitance	A0 – A8, A9R	C _{in}	5	pF
	\overline{RAS} , \overline{CAS} , \overline{W} , \overline{G}		7	
Input/Output Capacitance (CAS = V _{IH} to Disable Output)	DQ0 – DQ7	C _{out}	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t/\Delta V$.

^{**- 2.0} V at pulse width ≤ 20 ns

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ T}_{A} = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-MODIFY-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symi	bol	MCM5L4	MCM54800A-70 MCM5L4800A-70 MCM5V4800A-70		MCM5L4800A-70 MCM5L4800A-80		MCM5L4800A-80 MCM5L4800A-10		800A-10		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes		
Random Read or Write Cycle Time	^t RELREL	^t RC	130	_	150	<u> </u>	180	_	ns	5		
Read-Modify-Write Cycle Time	^t RELREL	tRWC	185	_	205	_	245	_	ns	5		
Page Mode Cycle Time	^t CELCEL	t _{PC}	45		50	<u> </u>	60	_	ns			
Page Mode Read–Modify–Write Cycle Time	†CELCEL	^t PRWC	100	_	105	_	125	_	ns			
Access Time from RAS	^t RELQV	tRAC	_	70	_	80	_	100	ns	6, 8, 9		
Access Time from CAS	^t CELQV	tCAC	_	20	_	20	_	25	ns	6, 8		
Access Time from Column Address	t _{AVQV}	t _{AA}	_	35	_	40	_	50	ns	6, 9		
Access Time from CAS Precharge	^t CEHQV	^t CPA	_	40	_	45	_	55	ns	6		
CAS to Output in Low-Z	tCELQX	tCLZ	0	<u> </u>	0	l –	0	_	ns	6		
Output Buffer Turn-Off Delay	^t CEHQZ	tOFF	0	20	0	20	0	20	ns	7		
Transition Time (Rise and Fall)	t _T	tΤ	3	50	3	50	3	50	ns			
RAS Precharge Time	tREHREL	tRP	50		60	<u> </u>	70	_	ns			
RAS Pulse Width	tRELREH	tRAS	70	10,000	80	10,000	100	10,000	ns			
RAS Pulse Width (Page Mode)	^t RELREH	^t RASP	70	100,000	80	100,000	100	100,000	ns			
RAS Hold Time	^t CELREH	t _{RSH}	20	_	20	_	25	_	ns			
CAS Hold Time	tRELCEH	tCSH	70	_	80	_	100	_	ns			
CAS Pulse Width	^t CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns			
RAS to CAS Delay Time	^t RELCEL	tRCD	20	50	20	60	25	75	ns	8		
RAS to Column Address Delay Time	^t RELAV	t _{RAD}	15	35	15	40	20	50	ns	9		
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	5	_	10	_	ns			
CAS Precharge Time (Page Mode Only)	[†] CEHCEL	tCP	10	_	10	_	10	_	ns			
RAS Hold Time From CAS Precharge (Page Mode Only)	^t CEHREH	^t RHCP	40	_	45	_	55	_	ns			
Row Address Setup Time	t _{AVREL}	t _{ASR}	0	<u> </u>	0	l –	0	_	ns			
Row Address Hold Time	^t RELAX	^t RAH	10	_	10	_	15	_	ns			
Column Address Setup Time	†AVCEL	tASC	0	<u> </u>	0	<u> </u>	0	<u> </u>	ns			
Column Address Hold Time	[†] CELAX	^t CAH	15	_	15	_	20	_	ns			
Column Addre <u>ss H</u> old Time Referenced to RAS	^t RELAX	^t AR	55	_	60	_	75	_	ns			
Column Address to RAS Lead Time	^t AVREH	^t RAL	35	_	40	_	50	_	ns			

NOTES:

(continued)

- 1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 2. An initial pause of 100 µs is required after power–up followed by 8 RAS only refresh cycles or 8 CAS before RAS refresh cycles, before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- The specifications for t_{RC} (min) and t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0 ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL ($-200\,\mu\text{A}$, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. toff (max) and toz (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-MODIFY-WRITE CYCLES (Continued)

	Sym	bol	MCM5L4	800A-70 1800A-70 1800A-70	MCM54800A-80 MCM5L4800A-80 MCM5V4800A-80		MCM5L4	800A-10 800A-10 800A-10		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time	^t CEHWX	tRCH	0	_	0	_	0	_	ns	10
Read Comman <u>d Ho</u> ld Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0	_	ns	10
Write Command Hold Time	^t CELWH	tWCH	15	_	15	<u> </u>	20	_	ns	
Read Comman <u>d Ho</u> ld Time Referenced to CAS	^t RELWH	^t WCR	55	_	60	_	75	_	ns	
Write Command Pulse Width	^t WLWH	tWP	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	^t WLREH	t _{RWL}	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	25	_	ns	
Data in Setup Time	^t DVCEL	tDS	0	_	0	_	0	_	ns	11
Data in Hold Time	tCELDX	^t DH	15	_	15	_	20	_	ns	11
<u>Data</u> in Hold Time Referenced to RAS	^t RELDX	^t DHR	55	_	60	_	75	_	ns	
Refresh Period MCM54800A MCM5L4800A and MCM5V4800A	^t RVRV	^t RFSH	_	16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	12
CAS to Write Delay	^t CELWL	t _{CWD}	50	_	50	_	60	_	ns	12
RAS to Write Delay	^t RELWL	t _{RWD}	100	_	110	_	135	_	ns	12
Column Address to Write Delay	t _{AVWL}	t _{AWD}	65	_	70	_	85	_	ns	12
CAS Precharge to Write Delay	^t CEHWL	tCPWD	70	_	75	_	90	_	ns	12
CAS Setup Time for CAS Before RAS Cycle	[†] RELCEL	^t CSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Cycle	^t RELCEH	^t CHR	15	_	15	_	20	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	_	0	<u> </u>	0	_	ns	
CAS Precharge Time (CAS Before RAS Counter Test)	^t CEHCEL	^t CPT	40	_	40	_	50	_	ns	
RAS Hold Time Referenced to G	^t GLREH	^t ROH	10	_	10	<u> </u>	20	_	ns	
G Access Time	tGLQV	tGA	_	20	_	20	_	25	ns	6
G to Data Delay	^t GLHDX	tGD	20	<u> </u>	20	<u> </u>	25	_	ns	
Outp <u>ut</u> Buffer Turn–Off Delay Time from G	^t GHQZ	t _{GZ}	0	20	0	20	0	25	ns	7
G Command Hold Time	tWLGL	^t GH	20	_	20	_	25	_	ns	
Output Disable Setup Time	^t GLCEL	tGDS	0	_	0	_	0	_	ns	

NOTES:

^{10.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


^{11.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read–write cycles.

^{12.} t_{WCS}, t_{RWD}, t_{CWD}, t_{CPWD}, and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min), t_{CPWD} ≥ t_{CPWD} (min), t_{RWD} ≥ t_{RWD} (min), and t_{AWD} ≥ t_{AWD} (min), the cycle is a read–modify–write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


SELF REFRESH CYCLE

	Symb	ol	MCM5L4800A-70 MCM5		MCM54800A-80 MCM5L4800A-80 MCM5V4800A-80		A-80 MCM5L4800A-10			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS Pulse Width (CAS Before RAS Self Refresh, MCM5V4800A Only)	^t RELREHS	tRASS	100	_	100	_	100	_	μS	
RAS Precharge Time (CAS Before RAS Self Refresh, MCM5V4800A Only)	^t REHRELS	tRPS	130	_	150	_	180	_	ns	
CAS Hold Time (CAS Before RAS Self Refresh, MCM5V4800A Only)	^t REHCEH	^t CHS	- 50	_	- 60	_	- 70	_	ns	


READ CYCLE




EARLY WRITE CYCLE




G CONTROLLED WRITE CYCLE




READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE




CAS BEFORE RAS SELF REFRESH CYCLE (MCM5V4800A ONLY)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power–up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight RAS–Only refresh cycles or CAS–Before–RAS refresh cycles to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up) a wake up sequence of eight RAS–Only refresh cycles or CAS–Before–RAS refresh cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks and will decode one of the 524,288 bit locations in the device. The row address strobe (RAS) latches 10 row addresses, and the column access strobe CAS latches nine column addresses. RAS active transition followed by CAS active transition (active = V_{IL} , t_{RCD} minimum) follows RAS on all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

There are three other variations in addressing the 512K x 8 RAM: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read—write cycle, and page mode read—write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (G) control read access time: CAS must be active before or at tRCD maximum, and G must be active tRAC – tGA (both minimum) to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for a minimum time of $\underline{t_R}_{AS}$ and t_{CAS} , respectively, to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS and G clocks are active. When either the CAS or G clock transitions to inactive, the output will switch to High–Z (three–state) t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read—write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of W to active (V_{IL}). Early and late write modes are <u>distinguished</u> by the active transition of W, with respect to CAS. Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time t_{WCS} before CAS active transition. Data in (D) is referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in <u>three</u>—state condition throughout an early write <u>cycle</u> because W active transition precedes or coincides wi<u>th</u> CAS active transition, keeping data—out buffers and G disabled

A late write cycle (referred to as G-controlled write) occurs when W active transition is made after CAS active transition. W active transition could be delayed for almost 10 ms after CASactivetransition, (tRCD+tCWD+tRWL+2tT) \leq tRAS, ifother timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to W active transition in a late write cycle. Output buffers are enabled by CAS active transition but outputs are switched off by G inactive transition, which is required to write to the device. Q may be indeterminate — see note 12 of AC Operating Conditions table. RAS and CAS must remain active for tRWL and tCWL, respectively, after W active transition to complete the write cycle. G must remain inactive for tGH after W active transition to complete the write cycle.

READ-WRITE CYCLE

A read—write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except W must remain high for town minimum after the CAS active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 512K x 8 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VII. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read—write cycle, as described in the prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum tCP, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tPC ortPRWC). Either a read, write, or read—write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by

tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54800A require refresh every 16 milliseconds, while refresh for the MCM5L4800A and MCM5V4800A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54800A, and 124.8 microseconds for the MCM5L4800A and MCM5V4800A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54800A, and 128 milliseconds for the MCM5L4800A and MCM5V4800A.

A normal read, write, or read—write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, RAS—only refresh, CAS before RAS refresh, hidden refresh, and self refresh (MCM5V4800A only) are available on this device for greater system flexibility.

RAS-Only Refresh

RAS—only refresh consists of RAS transit<u>ion to</u> active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure that all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS <u>before</u> RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the

end of a read or write cycle, while RAS cycles inactive for tRP and back to active, <u>starts</u> the hidd<u>en refresh</u>. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).

Self Refresh (MCM5V4800A Only)

The self refresh is a CAS before RAS refresh where RAS is held low for a period greater than t_{RASS} (100 microseconds). After this time, an internal timer activates a refresh operation of consecutive row addresses in the <u>dynamic RAM</u>. The self refresh mode is exited when either RAS or CAS transitions to high (V_{IH}). Because of the long periods involved for this method of refresh, it is recommended that the self refresh mode only be used for long periods of standby, such as a battery backup.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read—write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address, <u>read 0</u> out and <u>write 1</u> into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the 1s which were written in step two in normal read mode.
- Using the same starting column address as in step two, read one out and write 0 into the cell by performing the CAS before RAS refresh counter test, read—write cycle. Repeat this operation 1024 times.
- Read 0s which were written in step four in normal read mode.
- 6. Repeat steps one through five using complement data.





Figure 1. Hidden Refresh Cycle


ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM54800AJ70	MCM54800AJ70R2	MCM54800AT70	MCM54800AT70R2
MCM54800AJ80	MCM54800AJ80R2	MCM54800AT80	MCM54800AT80R2
MCM54800AJ10	MCM54800AJ10R2	MCM54800AT10	MCM54800AT10R2
MCM5L4800AJ70	MCM5L4800AJ70R2	MCM5L4800AT70	MCM5L4800AT70R2
MCM5L4800AJ80	MCM5L4800AJ80R2	MCM5L4800AT80	MCM5L4800AT80R2
MCM5L4800AJ10	MCM5L4800AJ10R2	MCM5L4800AT10	MCM5L4800AT10R2
MCM5V4800AJ70	MCM5V4800AJ70R2	MCM5V4800AT70	MCM5V4800AT70R2
MCM5V4800AJ80	MCM5V4800AJ80R2	MCM5V4800AT80	MCM5V4800AT80R2
MCM5V4800AJ10	MCM5V4800AJ10R2	MCM5V4800AT10	MCM5V4800AT10R2

PACKAGE DIMENSIONS

J PACKAGE 400 MIL SOJ CASE 810-03




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT FUEL B A 15 (0 000) DED SIDE EXCEED 0.15 (0.006) PER SIDE.

 3. CONTROLLING DIMENSION: INCH.


 4. DIM R TO BE DETERMINED AT DATUM -T-.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	18.29	18.54	0.720	0.730	
В	10.04	10.28	0.395	0.405	
С	3.26	3.75	0.128	0.148	
D	0.39	0.50	0.015	0.020	
E	2.24	2.48	0.088	0.098	
F	0.67	0.81	0.026	0.032	
G	1.27	BSC	0.050 BSC		
Н	_	0.50	_	0.020	
K	0.89	1.14	0.035	0.045	
L	0.64	BSC	0.025	BSC	
M	0°	5°	0°	5°	
N	0.76	1.14	0.030	0.045	
Р	11.05	11.30	0.435	0.445	
R	9.15	9.65	0.360	0.380	
S	0.77	1.01	0.030	0.040	


T PACKAGE 400 MIL TSOP **CASE 899-01**



DETAIL A ROTATED 90° CW



SECTION B-B



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD. PROTRUSION IS .006 (0.15) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAM BAR
 PROTRUSIONS. ALLOWABLE PROTRUSION IS .007 (0.18), TOTAL, IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	18.34	18.52	0.721	0.729
В	10.05	10.26	0.396	0.404
С		1.27	_	0.050
D	0.33	0.48	0.013	0.019
F	0.33	0.43	0.013	0.017
G	1.27 E	BASIC	0.050	BASIC
J	0.12	0.20	0.005	0.008
K	0.41	0.58	0.016	0.023
L	0.02	0.18	0.001	0.007
N	0.11	0.16	0.004	0.006
R	0.635	BASIC	0.025	BASIC
S	11.59	11.93	0.456	0.470
T	0.10 E	BASIC	0.004	REF
٧	0.10 E		0.004	REF
W	0°	5°	0°	5°

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 👫 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



