# 8M x 36 Bit Dynamic Random Access Memory Module


The MCM36800 is a dynamic random access memory (DRAM) module organized as 8,388,608 x 36 bits. The module is a 72–lead single–in–line memory module (SIMM) consisting of sixteen MCM517400B DRAMs, housed in 300 mil J–lead small outline packages (SOJ), and eight MCM54100AN DRAMs housed in 300 mil J–lead small outline packages (SOJ), mounted on a substrate along with a 0.22  $\mu F$  (min) decoupling capacitor mounted adjacent to each DRAM. The MCM517400B is a CMOS high–speed dynamic random access memory organized as 4,194,304 four–bit words and fabricated with CMOS silicon–gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 2048 Cycle Refresh: 32 ms
- Consists of Sixteen 4M x 4 DRAMs, Eight 4M x 1 DRAMs, and Twenty–Four 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t<sub>RAC</sub>): MCM36800-60 = 60 ns (Max)
   MCM36800-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM36800–60 = 7.61 W (Max) MCM36800–70 = 6.51 W (Max)
- Low Standby Power Dissipation: TTL Levels = 264 mW (Max)
   CMOS Levels = 132 mW (Max)

#### **PIN ASSIGNMENTS**

Pin	Name										
1	VSS	13	A1	25	DQ24	37	DQ17	49	DQ9	61	DQ14
2	DQ0	14	A2	26	DQ7	38	DQ35	50	DQ27	62	DQ33
3	DQ18	15	А3	27	DQ25	39	VSS	51	DQ10	63	DQ15
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ28	64	DQ34
5	DQ19	17	A5	29	NC	41	CAS2	53	DQ11	65	DQ16
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ29	66	NC
7	DQ20	19	A10	31	A8	43	CAS1	55	DQ12	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ30	68	PD2
9	DQ21	21	DQ22	33	RAS3	45	RAS1	57	DQ13	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ31	70	PD4
11	NC	23	DQ23	35	DQ26	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	DQ8	48	NC	60	DQ32	72	V <sub>SS</sub>

# MCM36800



PIN NAMES
A0 - A10


All power supply and ground pins must be connected for proper operation of the device.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

REV 2 10/95



### **BLOCK DIAGRAM**



### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	– 1 to + 7	V
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	– 1 to + 7	V
Data Output Current	l <sub>out</sub>	50	mA
Power Dissipation	PD	16.8	W
Operating Temperature Range	T <sub>A</sub>	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

### DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V  $\pm$  10%, TA = 0 to 70°C, Unless Otherwise Noted)

# RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	V <sub>CC</sub> + 0.5 V	V
Logic Low Voltage, All Inputs	VIL	- 0.5*	_	0.8	V

<sup>\* -2.0</sup> V at pulse width ≤ 20 ns.

# DC CHARACTERISTICS AND SUPPLY CURRENTS (All voltages referenced to VSS)

Characteristic			Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current	MCM36800-60, $t_{RC}$ = 110 ns MCM36800-70, $t_{RC}$ = 130 ns	ICC1	_	1384 1184	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CA	AS = V <sub>IH</sub> )	I <sub>CC2</sub>	_	48	mA	
V <sub>CC</sub> Power Supply Current During RAS-Only Re	efresh Cycles (CAS = V <sub>IH</sub> ) MCM36800-60, t <sub>RC</sub> = 110 ns MCM36800-70, t <sub>RC</sub> = 130 ns	I <sub>CC3</sub>	_	1384 1184	mA	1, 2
V <sub>CC</sub> Power Supply Current During Fast Page Mo	ode Cycle (RAS = V <sub>IL</sub> )	ICC4(P)	_	744	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CA	$AS = V_{CC} - 0.2 \text{ V}$	I <sub>CC5</sub>	_	24	mA	
V <sub>CC</sub> Power Supply Current During CAS Before F	RAS Refresh Cycle MCM36800–60, t <sub>RC</sub> = 110 ns MCM36800–70, t <sub>RC</sub> = 130 ns	ICC6	_	1384 1184	mA	1
Input Leakage Current (0 $V \le V_{in} \le V_{CC}$ )		llkg(l)	- 240	240	μΑ	
Output Leakage Current (0 V ≤ V <sub>Out</sub> ≤ V <sub>CC</sub> , Output Disable)		l <sub>lkg(O)</sub>	- 20	20	μΑ	
Output High Voltage (I <sub>OH</sub> = – 5 mA)		Voн	2.4	_	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)		VOL	_	0.4	V	

#### NOTES

- 1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 2. Address may be changed once or less while RAS =  $V_{II}$ . In the case of  $I_{CC4}$ , it can be changed once or less during  $t_{PC}$ .

# **CAPACITANCE** (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, Periodically Sampled Rather Than 100% Tested)

	Characteristic	Symbol	Max	Unit
Input Capacitance	$\frac{A0 - A10}{W}$ RAS0 - RAS3, CAS0 - CAS3	C <sub>in</sub>	130 178 52	pF
I/O Capacitance	DQ0 – DQ7, DQ9 – DQ16, DQ18 – DQ25, DQ27 – DQ34 DQ8, DQ17, DQ26, DQ35	C <sub>I/O</sub>	24 34	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I ∆t/∆V.

#### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

# READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	ool	MCM36800-60		MCM36800-70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL	tRC	110	_	130	_	ns	5
Access Time from RAS	<sup>t</sup> RELQV	t <sub>RAC</sub>	_	60	_	70	ns	6, 7
Access Time from CAS	<sup>t</sup> CELQV	tCAC	_	20	_	20	ns	6, 8
Access Time from Column Address	tAVQV	t <sub>AA</sub>	_	30	_	35	ns	6, 9
Access Time from Precharge CAS	tCEHQV	<sup>t</sup> CPA	_	35	_	40	ns	6
CAS to Output in Low-Z	<sup>t</sup> CELQX	t <sub>CLZ</sub>	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	<sup>t</sup> OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t <sub>T</sub>	t <sub>T</sub>	3	50	3	50	ns	
RAS Precharge Time	tREHREL	t <sub>RP</sub>	45	_	50	_	ns	
RAS Pulse Width	t <sub>RELREH</sub>	t <sub>RAS</sub>	60	10 k	70	10 k	ns	
RAS Hold Time	tCELREH	tRSH	20	_	20	_	ns	
CAS Hold Time	tRELCEH	tCSH	60	_	70	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	tRHCP	40	_	40	<u> </u>	ns	
CAS Pulse Width	tCELCEH	tCAS	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	tRELCEL	tRCD	20	40	20	50	ns	11
RAS to Column Address Delay Time	t <sub>RELAV</sub>	tRAD	15	30	15	35	ns	12
CAS to RAS Precharge Time	tCEHREL	tCRP	5	_	5	_	ns	
CAS Precharge Time	tCEHCEL	tCP	10	_	10	_	ns	
Row Address Setup Time	t <sub>AVREL</sub>	t <sub>ASR</sub>	0	_	0	_	ns	
Row Address Hold Time	<sup>t</sup> RELAX	<sup>t</sup> RAH	10	_	10	_	ns	
Column Address Setup Time	<sup>t</sup> AVCEL	t <sub>ASC</sub>	0	_	0	_	ns	
Column Address Hold Time	<sup>t</sup> CELAX	<sup>t</sup> CAH	15	_	15	_	ns	
Column Address to RAS Lead Time	t <sub>AVREH</sub>	t <sub>RAL</sub>	30	_	35	_	ns	
Read Command Setup Time	tWHCEL	t <sub>RCS</sub>	0	_	0	-	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	tRCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	tWCH	10	_	15	_	ns	
Write Command Pulse Width	tWLWH	twp	10	_	15	_	ns	

NOTES:

(continued)

- 1. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 2. An initial pause of 200 µs is required after power–up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IL</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements  $t_T = 5.0 \text{ ns.}$
- The specification for t<sub>RC</sub> (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL ( $-200 \,\mu\text{A}$ ,  $+4 \,\text{mA}$ ) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \,\text{V}$  and  $V_{OL} = 0.8 \,\text{V}$ .
- 7. Assumes that  $t_{RCD} \le t_{RCD}$  (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).
- 10. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max), then access time is controlled exclusively by t<sub>AA</sub>.
- 13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.


# **READ AND WRITE CYCLES** (Continued)

	Syml	ool	MCM36800-60		MCM36800-70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Write Command to RAS Lead Time	tWLREH	t <sub>RWL</sub>	20	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	ns	
Data In Setup Time	†DVCEL	tDS	0	_	0	_	ns	14
Data In Hold Time	<sup>t</sup> CELDX	<sup>t</sup> DH	15	_	15	_	ns	14
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	15
Refresh Period	<sup>t</sup> RVRV	<sup>t</sup> RFSH	_	32	_	32	ns	
CAS Setup Time for CAS Before RAS Refresh	<sup>t</sup> RELCEL	tCSR	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	tCHR	15	_	15	_	ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	t <sub>RPC</sub>	5	_	5	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	tCEHCEL	<sup>t</sup> CPT	30	_	40	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twts	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	t <sub>RELWH</sub>	tWTH	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	<sup>t</sup> RELWL	tWRH	10	_	10	_	ns	
Fast Page Mode Cycle Time	†CELCEL	tPC	45	_	45	_	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	<sup>t</sup> CEHREH	<sup>t</sup> RHCP	35	_	40	_	ns	
RAS Pulse Width (Fast Page Mode)	t <sub>RELREH</sub>	†RASP	60	200 k	70	200 k	ns	


NOTES:

 <sup>14.</sup> These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write cycles.
 15. t<sub>WCS</sub> is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

# **READ CYCLE (FAST PAGE MODE)**




# **EARLY WRITE CYCLE**




MCM36800 MOTOROLA DRAM


# **FAST PAGE MODE READ CYCLE**




# **FAST PAGE MODE EARLY WRITE CYCLE**




# RAS-ONLY REFRESH CYCLE (W is Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (A0 – A10 are Don't Care)




# HIDDEN REFRESH CYCLE (READ) (FAST PAGE MODE)



# **HIDDEN REFRESH CYCLE (EARLY WRITE)**



# CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



#### **DEVICE INITIALIZATION**

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11–bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device. RAS active transition is followed by CAS active transition (active = V<sub>IL</sub>, t<sub>RCD</sub> minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal <u>RAS</u> signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (t<sub>RAH</sub>) specification is met (and defines t<sub>RCD</sub> minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three <u>other</u> variations in addressing the module family per device: RAS—only refresh cycle, CAS before RAS refresh cycle, and page mode. All are discussed in separate sections that follow.

### **READ CYCLE**

The DRAM may be read with two different cycles: "normal" random read cycle and fast page mode read cycle. The normal read cycle is outlined here, while the fast page mode cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), tRCS (minimum) before the CAS or active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

CAS controls read access time: CAS must be active before or at  $t_{RCD}$  maximum to guarantee valid data out (Q) at  $t_{RAC}$ . If the  $t_{RCD}$  maximum is exceeded, read access time is determined by the CAS clock active transition ( $t_{CAC}$ ).

### WRITE CYCLE

The user can write to the DRAM with any of two cycles: early write or fast page mode early write. Early write mode is discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of W to active

(V<sub>IL</sub>). Minimum active time t<sub>RAS</sub> and t<sub>CAS</sub>, and precharge time t<sub>RP</sub>, apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time twcs before CAS active transition. Column address setup and hold times (tASC, tCAH) and data in (D) setup and hold times (tDS, tDH) are referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

Q remains in <u>three</u>—state condition throughout an early write <u>cycle</u> because W active transition precedes or coincides with CAS active transition, keeping data—out buffers disabled.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations (2048 columns) on a selected row of the module family. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VII. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum tcp, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by trasp. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

#### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the module require refresh every 32 milliseconds.

This is accomplished by cycling through the 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the module family. Burst refresh, a refresh of all rows consecutively, must be performed every 32 milliseconds.

A normal read or write operation to the RAM will refresh all the bits associated with <a href="mailto:the-particular row decoded">the-particular row decoded</a>. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

#### **RAS-Only Refresh**

RAS–only refresh consists of RAS transit<u>ion to</u> active, latching the row address to be refreshed, while CAS remains high ( $V_{IH}$ ) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

### **CAS Before RAS Refresh**

CAS <u>before</u> RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time twrp before and time twrh after RAS active transition to prevent switching the device into a **test mode cycle**.

#### Hidden Refresh

Hidden refresh allows refresh cycles to <u>occur</u> while maintaining valid data at the output pin. <u>Ho</u>lding CAS active at the end of a read or write cycle while RAS cycles inactive for tRP and back to active <u>starts</u> the hidd<u>en refresh</u>. This is essentially the execution of a CAS <u>before RAS</u> refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode entry) as in CAS before RAS refresh.

### CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **CAS before RAS refresh counter test**. This refresh counter test is performed with read and write operations.

During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 2048 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write 0s into all memory cells (normal write mode).
- Select a column address, and read 0 out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 2048 times.
- Select a <u>column</u> address, and write 1 into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 2048 times.
- 4. Read 1s (normal read mode), which were written at step three.
- Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read and write cycles. Repeat this operation 2048 times.
- Read 0s which were written in step five in normal read mode.
- 7. Repeat steps one through six using complement data.






Figure 1. Hidden Refresh Cycle

# ORDERING INFORMATION (Order by Full Part Number)



#### PACKAGE DIMENSIONS

AS PACKAGE SIMM MODULE CASE 866J-01



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
   AND TOLERANCING PER ANSI
- Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
- 3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.
- DIMENSION C AND S DEFINE A DOUBLE-SIDED
   MODULE
- 5. DIMENSION V DEFINES OPTIONAL SINGLE— SIDED MODULE.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	4.245	4.255	107.82	108.08	
В	1.345	1.355	34.16	34.42	
С	I	0.360		9.14	
D	0.040	0.042	1.02	1.07	
F	0.125	BSC	3.18	BSC	
G	0.050	BSC	1.27	BSC	
Н	_	0.010		0.25	
J	0.047	0.053	1.19	1.35	
K	0.100		2.54		
L	1.750	REF	44.45 REF		
M	0.075	0.085	1.90	2.16	
N	0.400	BSC	10.16	BSC	
Р	0.125		3.18		
Q	0.123	0.127	3.12	3.23	
R	0.245	0.255	6.22	6.48	
S	0.225		5.72	_	
Т	0.060	0.064	1.52	1.63	
U	3.984	BSC	101.19	9 BSC	
٧		0.208		5.28	
W	0.044		1.12		
Υ	0.060	0.064	1.52	1.63	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and "ae registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

**USA/EUROPE**: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design\_NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

**HONG KONG**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



