MOTOROLA SEMICONDUCTOR TECHNICAL DATA

for Error Correction Applications

The MCM36404 is a dynamic random access memory (DRAM) module organized as 4,194,304 x 36 bits. The module is a single–sided 72–lead single–in–line memory module (SIMM) consisting of nine MCM517400B DRAMs housed in J–lead small outline packages (SOJ), mounted on a substrate along with a 0.22 μ F (min) decoupling capacitor mounted adjacent to each DRAM. The MCM517400B is a CMOS high–speed dynamic random access memory organized as 4,194,304 four–bit words and fabricated with CMOS silicon–gate process technology.

- Three-State Data Output
- Early–Write Common I/O Capability
- Fast Page Mode Capability
- <u>TTL</u>–Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 2048 Cycle Refresh: MCM36404 = 32 ms (Max)
- Consists of Nine 4M x 4 DRAMs, and Nine 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM36404–50 = 50 ns (Max)
 - MCM36404–60 = 60 ns (Max)

• Low Active Power Dissipation: MCM36404-50 = 6.44 W (Max)

MCM36404–60 = 5.45 W (Max) MCM36404–70 = 4.71 W (Max)

• Low Standby Power Dissipation: TTL Levels = 99 mW (Max)


CMOS Levels= 50 mW (Max)

PIN ASSIGNMENTS


Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V _{SS}	13	A1	25	DQ13	37	DQ19	49	DQ22	61	DQ33
2	DQ0	14	A2	26	DQ14	38	DQ20	50	DQ23	62	DQ34
3	DQ1	15	A3	27	DQ15	39	VSS	51	DQ24	63	DQ35
4	DQ2	16	A4	28	A7	40	CAS0	52	DQ25	64	NC
5	DQ3	17	A5	29	DQ16	41	A10	53	DQ26	65	NC
6	DQ4	18	A6	30	VCC	42	NC	54	DQ27	66	NC
7	DQ5	19	G	31	A8	43	NC	55	DQ28	67	PD1
8	DQ6	20	DQ8	32	A9	44	RAS0	56	DQ29	68	PD2
9	DQ7	21	DQ9	33	NC	45	NC	57	DQ30	69	PD3
10	VCC	22	DQ10	34	NC	46	DQ21	58	DQ31	70	PD4
11	PD5	23	DQ11	35	DQ17	47	W	59	VCC	71	NC
12	A0	24	DQ12	36	DQ18	48	ECC	60	DQ32	72	V _{SS}

This document contains information on a product under development. Specifications and information herein are subject to change without notice.

10/95



MCM36404




PIN NAMES
A0 – A10 Address Inputs
DQ0 – DQ35 Data Input/Output
CAS0 Column Address Strobe
PD1 – PD5 Presence Detect
RAS0 Row Address Strobe
WRead/Write Input
ECC Configuration Detection
G Output Enable
V _{CC} Power (+ 5 V)
V _{SS} Ground
NC No Connection

All power supply and ground pins must be connected for proper operation of the device.



BLOCK DIAGRAM



	PRESENCE DETECT PIN OUT								
Pin Name	50 ns	60 ns	70 ns						
PD1	VSS	V _{SS}	V _{SS}						
PD2	V _{SS} NC	V _{SS} NC	V _{SS} NC						
PD3	VSS	NC	V _{SS} NC						
PD4	VSS	NC	NC						
PD5*	VSS	VSS	VSS						
ECC	VSS VSS VSS VSS	V _{SS} V _{SS}	V _{SS} V _{SS}						

*PD5 tied to V_{SS} through a 2.6 k Ω resistor.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 0.5 to + 7	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V _{in} , V _{out}	– 0.5 to + 7	V
Data Output Current	lout	50	mA
Power Dissipation	PD	8.1	W
Operating Temperature Range	Τ _Α	0 to + 70	°C
Storage Temperature Range	T _{stg}	– 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	V _{CC} + 0.5 V	V
Logic Low Voltage, All Inputs	VIL	- 0.5*	_	0.8	V

* -2.0 V at pulse width ≤ 20 ns.

DC CHARACTERISTICS AND SUPPLY CURRENTS (All voltages referenced to V_{SS})

Charac	teristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM36404–50, t_{RC} = 90 ns MCM36404–60, t_{RC} = 110 ns MCM36404–70, t_{RC} = 130 ns	ICC1	_ _ _	1170 990 855	mA	1, 2
V_{CC} Power Supply Current (Standby) (RAS	S = CAS = V _{IH})	ICC2	—	18	mA	
V _{CC} Power Supply Current During RAS–O	nly Refresh Cycles (CAS = V _{IH}) MCM36404–50, t _{RC} = 90 ns MCM36404–60, t _{RC} = 110 ns MCM36404–70, t _{RC} = 130 ns	ICC3		1170 990 855	mA	1, 2
V _{CC} Power Supply Current During Fast Pa	ge Mode Cycle (RAS = V _{IL}) MCM36404–50, tpC = 35 ns MCM36404–60, tpC = 40 ns MCM36404–70, tpC = 45 ns	ICC4(P)		720 630 540	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS	$S = CAS = V_{CC} - 0.2 V$	ICC5	—	9	mA	
V _{CC} Power Supply Current During CAS Be	fore RAS Refresh Cycle MCM36404–50, t _{RC} = 90 ns MCM36404–60, t _{RC} = 110 ns MCM36404–70, t _{RC} = 130 ns	ICC6		1170 990 855	mA	1
Input Leakage Current (0 V \leq V _{in} \leq V _{CC})		l _{lkg(l)}	- 90	90	μA	
Output Leakage Current (0 V \leq V _{OUt} \leq V _{CC}	, Output Disable)	l _{lkg(O)}	- 10	10	μΑ	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)		Vон	2.4	—	V	
Output Low Voltage (I_{OL} = 4.2 mA)		VOL	—	0.4	V	

NOTES:

1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.

2. Address may be changed once or less while RAS = V_{IL} . In the case of I_{CC4}, it can be changed once or less during t_{PC}.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic		Symbol	Max	Unit
Input Capacitance	<u> </u>	C _{in}	55 73	pF
I/O Capacitance	DQ0 – DQ39	C _{I/O}	17	pF
NOTE: Capacitance measured with a Boonton Meter or effective capacitation	tance calculated from the equation	n: $C = I \Delta t / \Delta V$.		

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

	Symbol		МСМЗе	6404–50	MCM36404-60		мсмзе	-60 MCM36404-70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Мах	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	90	—	110	-	130	—	ns	5
Read–Write Cycle Time	^t RELREL	^t RWC	135	—	155	—	180	_	ns	5
Access Time from RAS	^t RELQV	^t RAC	-	50	-	60	—	70	ns	6, 7
Access Time from CAS	^t CELQV	^t CAC	-	13	-	15	—	20	ns	6, 8
Access Time from Column Address	^t AVQV	t _{AA}	—	25	-	30	—	35	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	—	30	-	35	—	40	ns	6
CAS to Output in Low-Z	^t CELQX	^t CLZ	0	—	0	—	0	—	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	13	0	15	0	15	ns	10
Transition Time (Rise and Fall)	tт	tT	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	^t RP	30	—	40	-	50	—	ns	
RAS Pulse Width	^t RELREH	^t RAS	50	10 k	60	10 k	70	10 k	ns	
RAS Hold Time	^t CELREH	^t RSH	13	—	15	-	20	—	ns	
CAS Hold Time	^t RELCEH	^t CSH	50	—	60	-	70	—	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	30	—	35	—	40	_	ns	
CAS Pulse Width	^t CELCEH	^t CAS	13	10 k	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	17	37	20	45	20	50	ns	11
RAS to Column Address Delay Time	^t RELAV	^t RAD	12	25	15	30	15	35	ns	12
CAS to RAS Precharge Time	^t CEHREL	^t CRP	5	—	5	-	5	—	ns	
CAS Precharge Time	^t CEHCEL	^t CP	10	—	10	-	10	—	ns	
Row Address Setup Time	^t AVREL	^t ASR	0	—	0	—	0	—	ns	
Row Address Hold Time	^t RELAX	^t RAH	7	-	10	-	10	-	ns	
Column Address Setup Time	^t AVCEL	^t ASC	0	-	0	-	0	-	ns	
Column Address Hold Time	^t CELAX	^t CAH	10	-	10	-	15	-	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	25	-	30	-	35	-	ns	
Read Command Setup Time	tWHCEL	^t RCS	0	—	0	—	0	—	ns	

1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

4. AC measurements $t_T = 5.0$ ns.

5. The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \le T_A$ \leq 70°C) is ensured.

6. Measured with a current load equivalent to 2 TTL (-200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and V_{OL} = 0.8 V.

7. Assumes that $t_{RCD} \leq t_{RCD}$ (max).

8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).

9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).

10. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

12. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Sym	bol	МСМЗе	6404–50	МСМЗе	6404–60	МСМЗе	6404–70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Comman <u>d Ho</u> ld Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Comman <u>d Ho</u> ld Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	-	0	—	ns	13
Write Comman <u>d Ho</u> ld Time Referenced to CAS	^t CELWH	tWCH	10	_	10	-	15	_	ns	
Write Command Pulse Width	^t WLWH	tWP	10	—	10	-	15	—	ns	
Write Command to RAS Lead Time	^t WLREH	^t RWL	15	—	15	-	20	—	ns	
Write Command to CAS Lead Time	^t WLCEH	tCWL	15	-	15	- 1	20	-	ns	
Data In Setup Time	^t DVCEL	tDS	0	-	0	- 1	0	-	ns	14
Data In Hold Time	^t CELDX	^t DH	10	-	10	- 1	15	-	ns	14
Write Command Setup Time	^t WLCEL	tWCS	0	-	0	- 1	0	-	ns	15
CAS to Write Delay	^t CELWL	tCWD	35	-	40	-	45	-	ns	15
RAS to Write Delay	^t RELWL	^t RWD	73	-	85	-	95	-	ns	15
Column Address to Write Delay	tavwl	t _{AWD}	48	_	55	-	60	—	ns	15
Refresh Period	^t RVRV	^t RFSH	-	32	-	32	_	32	ms	
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	^t CSR	5	—	5	-	5	-	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	10	—	10	-	10	-	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	5	—	5	- 1	5	—	ns	
CAS Precharge Time for CAS Before RAS Counter Time	^t CEHCEL	^t CPT	20	—	20	-	20	—	ns	
Write Command Setup Time (Test Mode)	^t WLREL	twts	10	—	10	-	10	-	ns	
Write Command Hold Time (Test Mode)	^t RELWH	twтн	10	—	10	-	10	—	ns	
Write to <u>RA</u> S Precharge Time (CAS Before RAS Refresh)	^t WHREL	twrp	10	—	10	-	10	—	ns	
<u>Write</u> to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	^t WRH	10	—	10	-	10	—	ns	
RAS Hold Time Referenced to G	^t GLREH	^t ROH	10	—	10	- 1	10	—	ns	
G Access Time	^t GLQV	tGA	-	13	- 1	15	—	15	ns	6
G to Data Delay	^t GLHDX	tGD	13	—	15	- 1	15	—	ns	
Outp <u>ut</u> Buffer Turn–Off Delay Time from G	^t GHQZ	tGZ	0	13	0	15	0	15	ns	16
G Command Hold Time	tWLGL	^t GH	15	-	15	-	15	-	ns	
Output Disable Setup Time	tGHCEL	tODS	0		0	- 1	0		ns	

NOTES:

13. Either t_{RRH} or t_{RCH} must be satis<u>fied</u> for a read cycle.

14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read-write cycles.

15. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} \ge t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} \ge t_{CWD} (min), t_{RWD} \ge t_{RWD} (min), t_{AWD} \ge t_{AWD} (min), and t_{CPWD} \ge t_{CPWD} (min) (page mode), the cycle is a read–write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

16. t_{OFF} (max) and/or t_{GZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

FAST PAGE MODE READ, WRITE, AND READ–WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM36	404–50	0 MCM36404–60		MCM36404-70			
Parameter	Std	Alt	Min	Мах	Min	Max	Min	Мах	Unit	Notes
Fast Page Mode Cycle Time	^t CELCEL	tPC	35	_	40	—	45	_	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	^t CEHREH	^t RHCP	30	_	35	_	40	_	ns	
Fast Page Mode Read–Write Cycle Time	^t CELCEL	^t PRWC	80	_	85	_	95	_	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	50	200 k	60	200 k	70	200 k	ns	
CAS Precharge to Write Delay	^t CEHWL	^t CPWD	53	_	60	—	65	-	ns	5

NOTES:

1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.


2. An initial pause of 200 µs is required after power–up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIL and VIL (or between VIL and VIL) in a monotonic manner.


4. AC measurements $t_T = 5.0$ ns.

5. tWCS, tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through–out the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (page mode), the cycle is a read–write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE (FAST PAGE MODE)




G CONTROLLED LATE WRITE CYCLE





READ-WRITE CYCLE






FAST PAGE MODE EARLY WRITE CYCLE







CAS BEFORE RAS REFRESH CYCLE (G and A0 – A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ) (FAST PAGE MODE)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power–up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 32 milliseconds), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the <u>RAM</u>.

The external CAS signal is ignored until an internal <u>RAS</u> signal is available. This "gat<u>e" fe</u>ature on the external CAS clock enables the internal CAS line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the addr<u>ess</u> bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the 16M module family per device: RAS–only refresh cycle, CAS before RAS refresh cycle, and page mode. All are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, fast page mode read cycle, read–write cycle, and fast page mode read–write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read c<u>vcle begins as</u> described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (<u>W</u>) input level must be high (VIH), t_{RCS} (minimum) before the CAS or active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

<u>Both CAS and output enable (G) control read access time:</u> CAS must be active before or at t_{RCD} maximum and G must be active t_{RAC} - t_{GA} (both minimum) after RAS active transition to guarantee valid data out (Q) at t_{RAC} . If the t_{RCD} maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (t_{CAC} or t_{GA}).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, fast page mode early write, and fast page mode read-write. Early and late write modes are discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of W to active (VIL). Early and late write modes are distinguished by the active transition of W, with respect to CAS. Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP}, apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time t_{WCS} before CAS active transition. Column address setup and hold times (t_{ASC}, t_{CAH}) and dat<u>a in (D)</u> setup and hold times (t_{DS}, t_{DH}) are referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for t_{RWL} and t_{CWL}, respectively, after the start of the early write operation to complete the cycle.

Q remains in <u>th</u>ree–state condition throughout an early write <u>cycle</u> because W active transition precedes or coincides with CAS active transition, keeping dat<u>a</u>–out buffers disabled.

A late-write cycle (referred to as G-controlled write) occurs when W active transition is made after CAS active transition. W active transition could be delayed for almost 10 microseconds after CAS active transition, $(t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \le t_{RAS}$, if other timing minimums $(t_{RCD}, t_{RWL}, and t_T)$ are maintained. D timing parameters are referenced to W active transition in a late write cycle. Output buffers are enabled by CAS active transition. Outputs are switched off by G inactive transition, which is required to write to the device. Q may be indeterminate (see note 15 of AC Operating Conditions table). RAS and CAS must remain active for t_{RWL} and t_{CWL} , respectively, after W active transition to complete the write cycle. G must remain inactive for t_{GH} after W active transition to complete the write cycle.

READ-WRITE CYCLE

A read–write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except W must remain high for t_{CWD} and/or t_{AWD} minimum, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations (2048 columns) on a selected row of the module family. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between V_{IH} and V_{II}. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read–write cycle, as described in prior sections. Once the timing requirements for the first cycle <u>are met</u>, CAS transitions to inactive for minimum t_{CP}, while RAS <u>rem</u>ains low (V_{IL}). The second CAS active transition while RAS is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read–write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when <u>RAS</u> transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the module require refresh every 32 milliseconds.

This is accomplished by cycling through the 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the module family. Burst refresh, a refresh of all rows consecutively, must be performed every 32 milliseconds.

A normal read, write, or read–write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS–only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS–Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS <u>before</u> RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W m<u>ust be</u> inactive for time t_{WRP} before and time t_{WRH} after RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh


Hidden refresh allows refresh cycles to <u>occur</u> while maintaining valid data at the output pin<u>. Ho</u>lding CAS active at the end of a read or write cycle while RAS cycles inactive for tRP and back to active starts the hidd<u>en refresh</u>. This is essentially the execution of a CAS <u>be</u>fore RAS refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode entry) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read–write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 2048 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.


The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address. read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 2048 times.
- 3. Read the 1s that were written in step two in normal read mode.
- Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read–write cycle. Repeat this operation 2048 times.
- 5. Read 0s which were written in step four in normal read mode.
- 6. Repeat steps one through five using complement data.



PACKAGE DIMENSIONS

ASH PACKAGE SIMM MODULE CASE 866-02



NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	107.82	108.08	4.245	4.255
В	25.27	25.53	0.995	1.005
С	-	9.14	-	0.360
D	1.02	1.07	0.040	0.042
F	3.18	BSC	0.125	BSC
G	1.27	BSC	0.050	BSC
Н	_	0.25	-	0.010
J	1.19	1.37	0.047	0.054
K	0.25	_	0.100	-
L	44.45	REF	1.750	REF
М	1.90	2.16	0.075	0.085
N	10.16	BSC	0.400	BSC
P	3.18	-	0.125	-
Q	3.12	3.22	0.123	0.127
R	6.22	6.48	0.245	0.255
S	5.72	_	0.225	_
U	101.19	BSC	3.984	BSC
V	—	5.28	—	0.208
w	1.12	—	0.044	—
X	1.52	1.63	0.060	0.064

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com



HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

