8M x 32 Bit Dynamic Random Access Memory Module

The MCM32(T)800 is a dynamic random access memory (DRAM) module organized as 8,388,608 x 32 bits. The module is a 72–lead single–in–line memory module (SIMM) consisting of sixteen MCM517400B DRAMs housed in 300 mil J–lead small outline packages (SOJ), mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM517400B is a CMOS high–speed dynamic random access memory organized as 4,194,304 four–bit words and fabricated with CMOS silicon–gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- · CAS Before RAS Refresh
- Hidden Refresh
- 2048 Cycle Refresh: 32 ms
- Consists of Sixteen 4M x 4 DRAMs and Sixteen 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM32(T)800-50 = 50 ns (Max)

MCM32(T)800-60 = 60 ns (Max)MCM32(T)800-70 = 70 ns (Max)

Low Active Power Dissipation: MCM32(T)800-50 = 5.81 W (Max)

MCM32(T)800-60 = 4.93 W (Max) MCM32(T)800-70 = 4.27 W (Max)

Low Standby Power Dissipation: TTL Levels = 176 mW (Max)

CMOS Levels = 88 mW (Max)

Also Available with Thin TSOP DRAM (MCM32T800)

PIN NAMES							
A0 - A10 Address Inputs CAS0 - CAS3 Column Address Strobe RAS0 - RAS3 Row Address Strobe VCC Power (+ 5 V) NC No Connection	DQ0 – DQ31 Data Input/Output PD1 – PD4 Presence Detect W Write Enable VSS Ground						


All power supply and ground pins must be connected for proper operation of the device.


PIN ASSIGNMENTS

Pin	Name										
1	VSS	13	A1	25	DQ22	37	NC	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	NC	50	DQ24	62	DQ30
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	NC	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	NC
7	DQ18	19	A10	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	RAS3	45	RAS1	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ28	70	PD4
11	NC	23	DQ21	35	NC	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	NC	48	NC	60	DQ29	72	VSS

REV 2 10/95


MCM32800 MCM32T800







BLOCK DIAGRAM



	PRESENCE DETECT PIN OUT								
Pin Name	50 ns	60 ns	70 ns						
PD1 PD2 PD3 PD4	NC Vss Vss Vss	NC VSS NC NC	NC Vss Vss NC						

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to + 7	V
Data Output Current	l _{out}	50	mA
Power Dissipation	PD	14.4	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, TA = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

· · · · · ·					
Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	V _{CC} + 0.5 V	V
Logic Low Voltage, All Inputs	V _{IL}	- 0.5*	_	0.8	V

^{* -2.0} V at pulse width ≤ 20 ns.

DC CHARACTERISTICS AND SUPPLY CURRENTS (All voltages referenced to VSS)

Characteristic	Symbol	Min	Max	Unit	Notes	
V _{CC} Power Supply Current	MCM32(T)800–50, t_{RC} = 90 ns MCM32(T)800–60, t_{RC} = 110 ns MCM32(T)800–70, t_{RC} = 130 ns	lCC1	_ 	1056 896 776	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS = CA	S = V _{IH})	I _{CC2}	_	32	mA	
V _{CC} Power Sup <u>ply C</u> urrent During RAS–Only Refresh Cycles (CAS = V _{IH})	MCM32(T)800–50, t_{RC} = 90 ns MCM32(T)800–60, t_{RC} = 110 ns MCM32(T)800–70, t_{RC} = 130 ns	ICC3		1056 896 776	mA	1, 2, 3
V _{CC} Power <u>Supply</u> Current During Fast Page Mode Cycle (RAS = V _{IL})	MCM32(T)800–50, t_{PC} = 35 ns MCM32(T)800–60, t_{PC} = 40 ns MCM32(T)800–70, t_{PC} = 45 ns	I _{CC4(P)}	_ 	656 576 496	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS = CA	$S = V_{CC} - 0.2 V$	I _{CC5}	_	16.0	mA	
VCC Power Supply Current During CAS Before RAS Refresh Cycle	MCM32(T)800–50, t_{RC} = 90 ns MCM32(T)800–60, t_{RC} = 110 ns MCM32(T)800–70, t_{RC} = 130 ns	ICC6	_ _	1056 896 776	mA	1
Input Leakage Current (0 $V \le V_{in} \le V_{CC}$)		l _{lkg(l)}	- 160	160	μΑ	
Output Leakage Current (0 $V \le V_{Out} \le V_{CC}$, Output	l _{lkg(O)}	- 20	20	μΑ		
Output High Voltage (IOH = -5 mA)	VOH	2.4		V		
Output Low Voltage (I _{OL} = 4.2 mA)		VOL		0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 2. Address may be changed once or less while RAS = V_{IL}. In the case of I_{CC4}, it can be changed once or less during t_{PC}.
- 3. Assumes both banks not refreshed simultaneously.

CAPACITANCE (f = 1.0 MHz, $T_A = 25$ °C, $V_{CC} = 5$ V, Periodically Sampled Rather Than 100% Tested)

	Characteristic		Symbol	Max	Unit
Input Capacitance		$\frac{A0 - \underline{A9}}{CAS0 - CAS3}, \frac{W}{RAS0 - RAS3}$	C _{in}	90 122 38	pF
I/O Capacitance		DQ0 - DQ31	C _{I/O}	24	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I ∆t/∆V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ T}_{A} = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	ool	MCM32(T)800–50	MCM32(T)800–60	MCM32(T)800–70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	90	_	110	_	130	_	ns	5
Access Time from RAS	^t RELQV	tRAC	_	50	_	60	_	70	ns	6, 7
Access Time from CAS	^t CELQV	tCAC	_	13	_	15	_	20	ns	6, 8
Access Time from Column Address	tAVQV	t _{AA}	_	25	_	30	_	35	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	tCPA	_	30	_	35	_	40	ns	6
CAS to Output in Low–Z	^t CELQX	^t CLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	tOFF	0	13	0	15	0	15	ns	10
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	t _{RP}	30	_	40	_	50	_	ns	
RAS Pulse Width	^t RELREH	t _{RAS}	50	10 k	60	10 k	70	10 k	ns	
RAS Hold Time	^t CELREH	^t RSH	13	_	15	_	20	_	ns	
CAS Hold Time	^t RELCEH	tCSH	50	_	60	_	70	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	30	_	35	_	40	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	13	10 k	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	17	37	20	45	20	50	ns	11
RAS to Column Address Delay Time	^t RELAV	^t RAD	12	25	15	30	15	35	ns	12
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	5	_	5	_	ns	
CAS Precharge Time	^t CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	^t AVREL	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	^t RELAX	^t RAH	7	_	10	_	10	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	0	_	ns	
Column Address Hold Time	^t CELAX	tCAH	10	_	10	_	15	_	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	25	_	30	_	35	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	<u> </u>	0	<u> </u>	ns	

NOTES: (continued)

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL ($-200\,\mu\text{A}$, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)

	Syml	ool	MCM32(T)800–50	MCM32(T)800-60		MCM32(T)800-70			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Comman <u>d Ho</u> ld Time Referenced to CAS	tCEHWX	tRCH	0	_	0	_	0	_	ns	13
Read Comman <u>d Ho</u> ld Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0	_	ns	13
Write Comman <u>d Ho</u> ld Time Referenced to CAS	^t CELWH	tWCH	10	_	10	_	15	_	ns	
Write Command Pulse Width	tWLWH	tWP	10	_	10	_	15	_	ns	
Write Command to RAS Lead Time	^t WLREH	^t RWL	15	_	15	_	20	_	ns	
Write Command to CAS Lead Time	^t WLCEH	^t CWL	15	_	15	_	20	_	ns	
Data In Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	14
Data In Hold Time	[†] CELDX	^t DH	10	_	10	_	15	_	ns	14
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
Refresh Period	^t RVRV	^t RFSH	_	32	_	32	_	32	ms	
<u>CAS</u> Setup Time for CAS Before RAS Refresh	[†] RELCEL	^t CSR	5	_	5	_	5	_	ns	
<u>CAS</u> Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	10	_	10	_	10	_	ns	
RAS Precharge to CAS Active Time	tREHCEL	^t RPC	5	_	5	_	5	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	tCEHCEL	tCPT	20	_	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	tWTS	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	10	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	tWRH	10	_	10	_	10	_	ns	
Fast Page Mode Cycle Time	^t CELCEL	tPC	35	_	40	_	45	_	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	^t CEHREH	^t RHCP	30	_	35	_	40	_	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	50	200 k	60	200 k	70	200 k	ns	

NOTES:


^{13.} Either t_{RRH} or t_{RCH} must be satis<u>fied</u> for a read cycle.

^{14.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write cycles.


^{15.} twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

^{16.} To avoid bus contention and potential damage to the module, RAS0 and RAS1 may not be active low simultaneously. Similarly, RAS2 and RAS3 may not be simultaneously active low.


READ CYCLE (FAST PAGE MODE)




EARLY WRITE CYCLE



FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




MOTOROLA DRAM MCM32800•MCM32T800


RAS-ONLY REFRESH CYCLE (W is Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 – A10 are Don't Care)



HIDDEN REFRESH CYCLE (READ) (FAST PAGE MODE)




HIDDEN REFRESH CYCLE (EARLY WRITE)



MOTOROLA DRAM MCM32800•MCM32T800

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power–up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 32 milliseconds), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11–bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 thirty—two bit word locations in the module bank of DRAM. RAS active transition is followed by CAS active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal <u>RAS</u> signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three <u>other</u> variations in addressing the module family per device: RAS—only refresh cycle, CAS before RAS refresh cycle, and page mode. All are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with two different cycles: "normal" random read cycle and fast page mode read cycle. The normal read cycle is outlined here, while the fast page mode cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), tRCS (minimum) before the CAS or active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

CAS controls read access time: CAS must be active before or at t_{RCD} maximum to guarantee valid data out (Q) at t_{RAC} . If the t_{RCD} maximum is exceeded, read access time is determined by the CAS clock active transition (t_{CAC}).

WRITE CYCLE

The user can write to the DRAM with any of two cycles: early write or fast page mode early write. Early write mode is discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of W to active

(V_{IL}). Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP}, apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time twcs before CAS active transition. Column address setup and hold times (tASC, tCAH) and data in (D) setup and hold times (tDS, tDH) are referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

Q remains in <u>three</u>—state condition throughout an early write <u>cycle</u> because W active transition precedes or coincides with CAS active transition, keeping data—out buffers disabled.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations (2048 columns) on a selected row of the module family. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VII. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum tcp, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the module require refresh every 32 milliseconds.

This is accomplished by cycling through the 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the module device family. Burst refresh, a refresh of all rows consecutively, must be performed every 32 milliseconds.

A normal read or write operation to the RAM will refresh all the bits associated with the-particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS–only refresh consists of RAS transit<u>ion to</u> active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS <u>before</u> RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the <u>same</u> state it was in during the previous cycle (hidden refresh). W must be inactive fortimetwRP before and timetwRHafter RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to <u>occur</u> while maintaining valid data at the output pin. <u>Hol</u>ding CAS active at the end of a read or write cycle while RAS cycles inactive for tRP and back to active <u>starts</u> the hidd<u>en refresh</u>. This is essentially the execution of a CAS <u>before RAS</u> refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode entry) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The <u>internal refresh counter of the device can be tested</u> with a **CAS before RAS refresh counter test**. This refresh counter test is performed with read and write operations.

During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 2048 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write 0s into all memory cells (normal write mode).
- Select a column address, and read 0 out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 2048 times.
- Select a <u>column</u> address, and write 1 into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 2048 times.
- Read 1s (normal read mode), which were written at step three
- Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read and write cycles. Repeat this operation 2048 times.
- Read 0s which were written in step five in normal read mode.
- 7. Repeat steps one to six using complement data.






Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



PACKAGE DIMENSIONS

ASH PACKAGE (SOJ) SIMM MODULE **CASE 866-02** MCM32800





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.


	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	107.82	108.08	4.245	4.255
В	25.27	25.53	0.995	1.005
С	_	9.14	_	0.360
D	1.02	1.07	0.040	0.042
F	3.18	BSC	0.125	BSC
G	1.27	BSC	0.050	BSC
Н		0.25	_	0.010
J	1.19	1.37	0.047	0.054
K	0.25	_	0.100	_
L	44.45	REF	1.750	REF
M	1.90	2.16	0.075	0.085
N	10.16	BSC	0.400	BSC
Р	3.18	_	0.125	_
Q	3.12	3.22	0.123	0.127
R	6.22	6.48	0.245	0.255
S	5.72	_	0.225	
U	101.19	BSC	3.984	BSC
٧	_	5.28	_	0.208
W	1.12	_	0.044	_
Х	1.52	1.63	0.060	0.064

MOTOROLA DRAM MCM32800•MCM32T800

ASH PACKAGE (TSOP) SIMM MODULE CASE 866H-01 MCM32T800







NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.
- DIMENSIONS C AND S DEFINE A DOUBLE-SIDED MODULE.
- DIMENSION V DEFINES OPTIONAL SINGLE-SIDED MODULE.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	4.245	4.255	107.82	108.08
В	0.995	1.005	25.27	25.53
С		0.157		4.00
D	0.040	0.042	1.02	1.07
F	0.125	BSC	3.18	BSC
G	0.050	BSC	1.27	BSC
Н		0.010		0.25
J	0.047	0.053	1.19	1.35
K	0.100		2.54	
L	1.750	1.750 REF 44.45 RE		REF
M	0.075	0.085	1.91	2.16
N	0.400	BSC	10.16	BSC
Р	0.125		3.18	
Q	0.123	0.127	3.12	3.23
R	0.245	0.255	6.22	6.48
S	0.225	_	5.72	
Т	0.060	0.064	1.52	1.63
U	3.984	BSC	101.1	9 BSC
٧		0.106		2.70
W	0.044		1.12	
Υ	0.060	0.064	1.52	1.63

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and use registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

