MOTOROLA SEMICONDUCTOR TECHNICAL DATA

MCM32400D


Advance Information 4M x 32 Bit DRAM Small Outline Memory Module

The MCM32400D is a 5 V DRAM small outline memory module (SO–DIMM) organized as 4,194,304 x 32 bits. The module is a JEDEC–standard 72–lead member of the dual–in–line memory module (DIMM) class of products with 36 separate contacts per side, consisting of eight MCM516400B DRAMs housed in 300–mil thin small outline packages (TSOP), mounted on a substrate along with a 0.22 μ F (min) decoupling capacitor mounted adjacent to each DRAM. The MCM516400B is a CMOS high–speed, dynamic random access memory organized as 4,194,034 four–bit words and fabricated with CMOS silicon–gate process technology.

- Ideal for Portable System Applications
- Designed for Industry Standard 5 V Operation
- Reduced Size (2.35" Length) Achieved by Using Separate Front/Back Contacts
- Allows 0.227" Three–Tiered Memory Solution When Using Horizontal Sockets
- Three–State Data Output
- Early–Write Common I/O Capability
- Fast Page Mode Capability
- <u>TTL</u>–Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 4096 Cycle Refresh: 64 ms
- Consists of Eight 4M x 4 DRAMs and Eight 0.22 μF (Min) Decoupling Capacitors
- Fast Access Time (t_{RAC}): MCM32400D–50 = 50 ns (Max) MCM32400D–60 = 60 ns (Max) MCM32400D–70 = 70 ns (Max)
- Low Active Power Dissipation: MCM32400D-50 = 4.40 W (Max) MCM32400D-60 = 3.52 W (Max) MCM32400D-70 = 3.08 W (Max)
- Low Standby Power Dissipation: TTL Levels = 88 mW (Max) CMOS Levels = 44 mW (Max)
 - Also Available in 2K Cycle Refresh Version (MCM32420D)
- Available Soon in 3.3 V 80 ns Version (MCM32403D)

PIN	NAMES
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	DQ0 – DQ31 Data Input/Output <u>PD1</u> – PD7 Presence Detect W Read/Write Input V _{SS} Ground


All power supply and ground pins must be connected for proper operation of the device.



72-LEAD SMALL OUTLINE MEMORY MODULE (SOMM) PIN ASSIGNMENT PIN 1 PIN 71

This document contains information on a new product. Motorola reserves the right to change or discontinue this product without notice.






PIN ASSIGNMENTS										
	Front	Side			Back	Side				
Pin	Name	Pin	Name	Pin	Name	Pin	Name			
1	VSS	37	DQ16	2	DQ0	38	DQ17			
3	DQ1	39	V _{SS}	4	DQ2	40	CAS0			
5	DQ3	41	CAS2	6	DQ4	42	CAS3			
7	DQ5	43	CAS1	8	DQ6	44	RAS0			
9	DQ7	45	NC	10	VCC	46	NC			
11	PD1	47	W	12	A0	48	NC			
13	A1	49	DQ18	14	A2	50	DQ19			
15	A3	51	DQ20	16	A4	52	DQ21			
17	A5	53	DQ22	18	A6	54	DQ23			
19	A10	55	NC	20	NC	56	DQ24			
21	DQ8	57	DQ25	22	DQ9	58	DQ26			
23	DQ10	59	DQ28	24	DQ11	60	DQ27			
25	DQ12	61	VCC	26	DQ13	62	DQ29			
27	DQ14	63	DQ30	28	A7	64	DQ31			
29	A11	65	NC	30	VCC	66	PD2			
31	A8	67	PD3	32	A9	68	PD4			
33	NC	69	PD5	34	RAS2	70	PD6			
35	DQ15	71	PD7	36	NC	72	V _{SS}			



10/95

BLOCK DIAGRAM



	PRESENCE DETECT PIN OUT									
Pin Name	50 ns	60 ns	70 ns							
PD1	NC	NC	NC							
PD2	NC	NC	NC							
PD3	V _{SS} NC	V _{SS} NC	V _{SS} NC							
PD4	NC	NC	NC							
PD5	Vss	NC	V _{SS} NC							
PD6	V _{SS} V _{SS} NC	NC	NC							
PD7	NC	NC	NC							

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 0.5 to + 7	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V _{in} , V _{out}	– 0.5 to + 7	V
Data Output Current	lout	50	mA
Power Dissipation	PD	7.2	W
Operating Temperature Range	Т _А	0 to + 70	°C
Storage Temperature Range	T _{stg}	– 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for

extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	V _{CC} + 0.5 V	V
Logic Low Voltage, All Inputs	VIL	- 0.5*		0.8	V

* -2.0 V at pulse width ≤ 20 ns.

DC CHARACTERISTICS AND SUPPLY CURRENTS (All voltages referenced to V_{SS})

Characteristic		Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM32400D–50, t _{RC} = 90 ns MCM32400D–60, t _{RC} = 110 ns MCM32400D–70, t _{RC} = 130 ns	ICC1		800 640 560	mA	1, 2
V_{CC} Power Supply Current (Standby) (RAS = CAS	s = V _{IH})	ICC2	—	16	mA	
V_{CC} Power Sup <u>ply C</u> urrent During RAS–Only Refresh Cycles (CAS = V_{IH})	MCM32400D–50, t _{RC} = 90 ns MCM32400D–60, t _{RC} = 110 ns MCM32400D–70, t _{RC} = 130 ns	ICC3		800 640 560	mA	1, 2
V_{CC} Power Supply Current During Fast Page Mode Cycle (RAS = $V_{ L}$)	MCM32400D–50, tp _C = 35 ns MCM32400D–60, tp _C = 40 ns MCM32400D–70, tp _C = 45 ns	ICC4(P)		640 560 480	mA	1, 2
V_{CC} Power Supply Current (Standby) (RAS = CAS	$S = V_{CC} - 0.2 V$	ICC5	—	8.0	mA	
$\underline{V_{CC}}$ Power Supply Current During CAS Before RAS Refresh Cycle	MCM32400D–50, t _{RC} = 90 ns MCM32400D–60, t _{RC} = 110 ns MCM32400D–70, t _{RC} = 130 ns	ICC6		800 640 560	mA	1
Input Leakage Current (0 V \leq V _{in} \leq V _{CC})		l _{lkg(l)}	- 80	80	μA	
Output Leakage Current (0 V \leq V _{OUt} \leq V _{CC} , Output	it Disable)	l _{lkg} (O)	- 10	10	μA	
Output High Voltage (I _{OH} = - 5 mA)		VOH	2.4	—	V	
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	—	0.4	V	

NOTES:

1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.

2. Address may be changed once or less while RAS = V_{IL} . In the case of I_{CC4} , it can be changed once or less during t_{PC}.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic		Symbol	Max	Unit	
Input Capacitance	A0 – A <u>11</u> W 	C _{in}	50 66 38 24	pF	
I/O Capacitance (CAS = VIH to Disable Output)	DQ0 – DQ31	C _{I/O}	17	pF	

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

16M FAMILY AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

ALL DEVICES: READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	bol	MCM32	400D–50	MCM324	400D–60	MCM32	400D–70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	90	- 1	110	—	130	—	ns	5
Access Time from RAS	^t RELQV	^t RAC	-	50	—	60	-	70	ns	6, 7
Access Time from CAS	^t CELQV	^t CAC	—	13	—	15	—	20	ns	6, 8
Access Time from Column Address	t _{AVQV}	t _{AA}	—	25	—	30	-	35	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	—	30	—	35	-	40	ns	6
CAS to Output in Low-Z	^t CELQX	^t CLZ	0	—	0	—	0	—	ns	6
Output Buffer and Turn–Off Delay	^t CEHQZ	tOFF	0	13	0	15	0	15	ns	10
Transition Time (Rise and Fall)	tT	tT	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	^t RP	30	_	40	_	50	—	ns	
RAS Pulse Width	^t RELREH	^t RAS	50	10 k	60	10 k	70	10 k	ns	
RAS Hold Time	^t CELREH	^t RSH	13	—	15	—	20	—	ns	
CAS Hold Time	^t RELCEH	^t CSH	50	—	60	—	70	—	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	30	—	35	—	40	—	ns	
CAS Pulse Width	^t CELCEH	^t CAS	13	10 k	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	17	37	20	45	20	50	ns	11
RAS to Column Address Delay Time	^t RELAV	^t RAD	12	25	15	30	15	35	ns	12
CAS to RAS Precharge Time	^t CEHREL	^t CRP	5	—	5	—	5	—	ns	
CAS Precharge Time	^t CEHCEL	^t CP	10	—	10	—	10	—	ns	
Row Address Setup Time	^t AVREL	^t ASR	0	—	0	—	0	—	ns	
Row Address Hold Time	^t RELAX	^t RAH	7	—	10	—	10	—	ns	
Column Address Setup Time	^t AVCEL	tASC	0	—	0	_	0	—	ns	
Column Address Hold Time	^t CELAX	^t CAH	10	—	10	—	15	—	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	25	-	30	_	35	-	ns	
Read Command Setup Time	tWHCEL	^t RCS	0	-	0	_	0	-	ns	
Read Comman <u>d Ho</u> ld Time Referenced to CAS	^t CEHWX	^t RCH	0	-	0	_	0	—	ns	13
Read Comman <u>d Ho</u> ld Time Referenced to RAS	^t REHWX	^t RRH	0	-	0	-	0	_	ns	13

NOTES:

(continued)

1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IL} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

4. AC measurements $t_T = 5.0$ ns.

5. The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \le T_A \le 70^{\circ}C$) is ensured.

6. Measured with a current load equivalent to 2 TTL (- 200 μ A, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.

7. Assumes that $t_{RCD} \leq t_{RCD}$ (max).

8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).

9. Assumes that $t_{RAD} \geq t_{RAD}$ (max).

10. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA} .

13. Either tRRH or tRCH must be satisfied for a read cycle.


ALL DEVICES: READ AND WRITE CYCLES (Continued)

	Syml	loc	MCM32	400D–50	MCM324	400D-60	MCM32	400D–70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Comman <u>d Ho</u> ld Time Referenced to CAS	^t CELWH	tWCH	10	_	10	_	15	_	ns	
Write Command Pulse Width	tWLWH	tWP	10	—	10	—	15	—	ns	
Write Command to RAS Lead Time	^t WLREH	^t RWL	15	—	15	—	20	—	ns	
Write Command to CAS Lead Time	^t WLCEH	tCWL	15	—	15	—	20	—	ns	
Data In Setup Time	^t DVCEL	^t DS	0	—	0	—	0	—	ns	14
Data In Hold Time	^t CELDX	^t DH	10	—	10	—	15	—	ns	14
Write Command Setup Time	^t WLCEL	tWCS	0	—	0	—	0	—	ns	15
Refresh Period	^t RVRV	^t RFSH	—	64	—	64	—	64	ms	
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	^t CSR	5	-	5	—	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	10	-	10	—	10	—	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	5	—	5	—	5	—	ns	
CAS Precharge Time for CAS Before RAS Counter Time	^t CEHCEL	^t CPT	20	-	20	—	20	—	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	^t WHREL	^t WRP	10	-	10	_	10	—	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	^t WRH	10	-	10	-	10	—	ns	
Fast Page Mode Cycle Time	^t CELCEL	tPC	35	-	40	_	45	-	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	^t CEHREH	^t RHCP	30	-	35	_	40	—	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	50	200 k	60	200 k	70	200 k	ns	


NOTES:


14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write cycles. 15. twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs \geq twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE (FAST PAGE MODE)




EARLY WRITE CYCLE







FAST PAGE MODE EARLY WRITE CYCLE




RAS-ONLY REFRESH CYCLE (W is Don't Care)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power–up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 64 milliseconds), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The twelve address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate address fields. A total of twenty two address bits, twelve rows and ten columns, will decode on<u>e of the 4,194,304 thirty</u> two bit wor<u>d loc</u>ations in the device. RAS active transition is followed by CAS active transition (active = V_{IL} , t<u>RCD</u>minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an int<u>ernal</u> RAS signal is available. This <u>g</u>ate feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the add<u>ress</u> bus from row to column addresses and in generating the CAS clock.

<u>There are three other variations in addressing the module:</u> RAS–only refresh cycle, CAS before RAS refresh cycle, and page mode. All are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with two different cycles: "normal" random read cycle and fast page mode read cycle. The normal read cycle is outlined here, while the fast page mode cycles are discussed in separate sections.

The normal read c<u>vcle begins as</u> described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), t_{RCS} (minimum) before the CAS or active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

CAS controls read access time: CAS must be active before or at t_{RCD} maximum to guarantee valid data out (Q) at t_{RAC} . If the t_{RCD} maximum is exceeded, read access time is determined by the CAS clock active transition (t_{CAC}).

WRITE CYCLE

The user can write to the DRAM with any of two cycles: early write or fast page mode early write. Early write mode is discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in **ADDRES<u>S</u>ING THE RAM**. Write mode is enabled by the transition of W to active (VIL). Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} , apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time t_{WCS} before CAS active transition. Column address setup and hold times (t_{ASC}, t_{CAH}) and dat<u>a in (D</u>) setup and hold times (t_{DS}, t_{DH}) are referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for t_{RWL} and t_{CWL}, respectively, after the start of the early write operation to complete the cycle.

Q remains in <u>three</u>—state condition throughout an early write <u>cycle</u> because W active transition precedes or coincides with CAS active transition, keeping data—out buffers disabled.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations (1024 columns) on a selected row of the 16M module family. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC}. Page mode operation consists of keeping RAS active while toggling CAS between V_{IH} and V_{IL}. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle <u>are</u> met, CAS transitions to inactive for minimum t_{CP}, while RAS remains low (V_{IL}). The second CAS active transition while RAS is low initiates the first page mode cycle (t_{PC}). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the module require refresh every 64 milliseconds.

This is accomplished by cycling through the 4096 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the 16M DRAM module family. Burst refresh, a refresh of all rows consecutively, must be performed every 64 milliseconds.

A normal read or write operation to the RAM will refresh all the bits (4096) associated with <u>the</u> particular row <u>decoded</u>. Thre<u>e oth</u>er methods of refresh, **RAS–only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

RAS–Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS <u>before</u> RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the <u>same</u> state it was in during the previous cycle (hidden refresh). W must <u>be</u> inactive for time tWRP before and time tWRH after RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh


Hidden refresh allows refresh cycles to <u>occur</u> while maintaining valid data at the output pin<u>. Ho</u>lding CAS active at the end of a read or write cycle while RAS cycles inactive for t_{RP} and back to active starts the hidd<u>en refresh</u>. This is essentially the execution of a CAS <u>be</u>fore RAS refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode entry) as in CAS before RAS refresh.


CAS BEFORE RAS REFRESH COUNTER TEST

The <u>internal refresh counter of the device can be tested</u> with a **CAS before RAS refresh counter test**. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 4096 test cycles. as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of **8 CAS** before RAS initialization cycles. The test procedure is as follows:

- 1. Write 0s into all memory cells (normal write mode).
- 2. Select a col<u>umn</u> address, <u>and</u> read 0 out of the cell by performing **CAS before RAS refresh counter test**, **read cycle**. Repeat this operation 4096 times.
- 3. Select a <u>column address, and write 1 into the cell by per-</u> forming **CAS before RAS refresh counter test, write cycle**. Repeat this operation 4096 times.
- 4. Read 1s (normal read mode), which were written at step three.
- Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read and write cycles. Repeat this operation 4096 times.
- 6. Read 0s which were written in step five in normal read mode.
- 7. Repeat steps one to six using complement data.






Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death and with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

PACKAGE DIMENSIONS

D PACKAGE SMALL OUTLINE DIMM MODULE CASE 992–01



VIEW AA

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

 \Diamond



HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

