# MCM32103D

*Product Preview*

# 1M x 32 Bit DRAM Small Outline Memory Module

D PACKAGE
SMALL OUTLINE DIMM MODULE
CASE 992-01



The MCM32103D is a 3.3 V DRAM small outline memory module (SOMM) organized as 1,048,576 x 32 bits. The module is a JEDEC-standard 72-lead member of the dual-in-line memory module (DIMM) class of products with 36 separate contacts per side, consisting of eight MCM54400AV DRAMs housed in 300 mil thin small outline packages (TSOP), mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM54400AV is a 0.7µ CMOS high-speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- Ideal for Portable System Applications
- Designed for Low Voltage 3.3 V Operation
- Reduced Size (2.35″ Length) Achieved by Using Separate Front/Back Contacts
- Allows 0.227″ Tall Three-Tiered Memory Solution When Using Horizontal Sockets
- Notch Keys Prevent Accidental Insertion in 5 V Systems
- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- $\overline{\text{RAS}}$-Only Refresh
- $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
- Hidden Refresh
- 1024 Cycle Refresh: 16 ms
- Consists of Eight 1M x 4 DRAMs and Eight 0.22 µF (Min) Decoupling Capacitors
- Fast Access Time ($t_{RAC}$): 80 ns (Max)
- Low Active Power Dissipation: 1.73 W (Max)
- Low Standby Power Dissipation: TTL Levels = 26.4 mW (Max)
  CMOS Levels = 13.2 mW (Max)
- Also Available in 5 V 60 ns and 5 V 70 ns Versions (MCM32100D)

**PIN NAMES**

| | |
|---|---|
| A0 – A9 . . . . . Address Inputs | DQ0 – DQ31 . Data Input/Output |
| $\overline{\text{CAS0}}$ – $\overline{\text{CAS3}}$ . . Column Address Strobe | PD1 – PD7 . . . Presence Detect |
| $\overline{\text{RAS0}}$, $\overline{\text{RAS2}}$ . . . . . Row Address Strobe | $\overline{\text{W}}$ . . . . . Read/Write Input |
| $V_{CC}$ . . . . . Power (+ 3.3 V) | $V_{SS}$ . . . . . Ground |
| NC . . . . . No Connection | |

All power supply and ground pins must be connected for proper operation of the device.

**PIN ASSIGNMENTS**

| Front Side | | | | Back Side | | | |
|---|---|---|---|---|---|---|---|
| Pin | Name | Pin | Name | Pin | Name | Pin | Name |
| 1 | $V_{SS}$ | 37 | DQ16 | 2 | DQ0 | 38 | DQ17 |
| 3 | DQ1 | 39 | $V_{SS}$ | 4 | DQ2 | 40 | $\overline{\text{CAS0}}$ |
| 5 | DQ3 | 41 | $\overline{\text{CAS2}}$ | 6 | DQ4 | 42 | $\overline{\text{CAS3}}$ |
| 7 | DQ5 | 43 | $\overline{\text{CAS1}}$ | 8 | DQ6 | 44 | $\overline{\text{RAS0}}$ |
| 9 | DQ7 | 45 | NC | 10 | $V_{CC}$ | 46 | NC |
| 11 | PD1 | 47 | $\overline{\text{W}}$ | 12 | A0 | 48 | NC |
| 13 | A1 | 49 | DQ18 | 14 | A2 | 50 | DQ19 |
| 15 | A3 | 51 | DQ20 | 16 | A4 | 52 | DQ21 |
| 17 | A5 | 53 | DQ22 | 18 | A6 | 54 | DQ23 |
| 19 | NC | 55 | NC | 20 | NC | 56 | DQ24 |
| 21 | DQ8 | 57 | DQ25 | 22 | DQ9 | 58 | DQ26 |
| 23 | DQ10 | 59 | DQ28 | 24 | DQ11 | 60 | DQ27 |
| 25 | DQ12 | 61 | $V_{CC}$ | 26 | DQ13 | 62 | DQ29 |
| 27 | DQ14 | 63 | DQ30 | 28 | A7 | 64 | DQ31 |
| 29 | NC | 65 | NC | 30 | $V_{CC}$ | 66 | PD2 |
| 31 | A8 | 67 | PD3 | 32 | A9 | 68 | PD4 |
| 33 | NC | 69 | PD5 | 34 | $\overline{\text{RAS2}}$ | 70 | PD6 |
| 35 | DQ15 | 71 | PD7 | 36 | NC | 72 | $V_{SS}$ |

**SIDE VIEW**
**LOW PROFILE APPLICATION**




**72-LEAD SMALL OUTLINE MEMORY MODULE (SOMM) PIN ASSIGNMENT**


This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

## BLOCK DIAGRAM




| PRESENCE DETECT PIN OUT | |
|---|---|
| **Pin Name** | **80 ns** |
| PD1 | NC |
| PD2 | $V_{SS}$ |
| PD3 | $V_{SS}$ |
| PD4 | NC |
| PD5 | NC |
| PD6 | $V_{SS}$ |
| PD7 | NC |

**ABSOLUTE MAXIMUM RATINGS** (See Note)

| Rating | Symbol | Value | Unit |
|---|---|---|---|
| Power Supply Voltage | $V_{CC}$ | – 0.5 to + 4.6 | V |
| Voltage Relative to $V_{SS}$ for Any Pin Except $V_{CC}$ | $V_{in}$, $V_{out}$ | – 0.5 $V_{CC}$ – 0.5 | V |
| Data Output Current | $I_{out}$ | 50 | mA |
| Power Dissipation | $P_D$ | 5.6 | W |
| Operating Temperature Range | $T_A$ | 0 to + 70 | °C |
| Storage Temperature Range | $T_{stg}$ | – 55 to + 150 | °C |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC}$ = 3.3 V ± 0.3%, $T_A$ = 0 to 70°C, Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS** (All voltages referenced to $V_{SS}$)

| Parameter | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|
| Supply Voltage (Operating Voltage Range) | $V_{CC}$ | 3.0 | 3.3 | 3.6 | V |
| | $V_{SS}$ | 0 | 0 | 0 | |
| Logic High Voltage, All Inputs | $V_{IH}$ | 2.2 | — | $V_{CC}$ + 0.3 V | V |
| Logic Low Voltage, All Inputs | $V_{IL}$ | – 0.3 | — | 0.6 | V |

**DC CHARACTERISTICS AND SUPPLY CURRENTS** (All voltages referenced to $V_{SS}$)

| Characteristic | Symbol | Min | Max | Unit | Notes |
|---|---|---|---|---|---|
| $V_{CC}$ Power Supply Current MCM32103D-80, $t_{RC}$ = 150 ns | $I_{CC1}$ | — | 480 | mA | 1, 2 |
| $V_{CC}$ Power Supply Current (Standby) ($\overline{RAS}$ = $\overline{CAS}$ = $V_{IH}$) | $I_{CC2}$ | — | 8.0 | mA | |
| $V_{CC}$ Power Supply Current During $\overline{RAS}$-Only Refresh Cycles ($\overline{CAS}$ = $V_{IH}$) MCM32103D-80, $t_{RC}$ = 150 ns | $I_{CC3}$ | — | 480 | mA | 1, 2 |
| $V_{CC}$ Power Supply Current During Fast Page Mode Cycle ($\overline{RAS}$ = $V_{IL}$) MCM32103D-80, $t_{PC}$ = 50 ns | $I_{CC4(P)}$ | — | 320 | mA | 1, 2 |
| $V_{CC}$ Power Supply Current (Standby) ($\overline{RAS}$ = $\overline{CAS}$ = $V_{CC}$ – 0.2 V) | $I_{CC5}$ | — | 4.0 | mA | |
| $V_{CC}$ Power Supply Current During $\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycle MCM32103D-80, $t_{RC}$ = 150 ns | $I_{CC6}$ | — | 480 | mA | 1, 2 |
| Input Leakage Current (0 V ≤ $V_{in}$ ≤ $V_{CC}$ + 0.5 V) | $I_{lkg(I)}$ | – 80 | 80 | µA | |
| Output Leakage Current ($\overline{CAS}$ = $V_{IH}$, 0 V ≤ $V_{out}$ ≤ $V_{CC}$ + 0.5 V) | $I_{lkg(O)}$ | – 10 | 10 | µA | |
| Output High Voltage ($I_{OH}$ = – 2 mA) | $V_{OH}$ | 2.4 | — | V | |
| Output Low Voltage ($I_{OL}$ = 2 mA) | $V_{OL}$ | — | 0.4 | V | |

NOTES:
1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
2. Column address can be changed once or less while $\overline{RAS}$ = $V_{IL}$ and $\overline{CAS}$ = $V_{IH}$.

**CAPACITANCE** (f = 1.0 MHz, $T_A$ = 25°C, $V_{CC}$ = 3.3 V ± 0.3 V, Periodically Sampled Rather Than 100% Tested)

| Characteristic | | Symbol | Max | Unit |
|---|---|---|---|---|
| Input Capacitance | A0 – A9 | $C_{in}$ | 50 | pF |
| | $\overline{W}$ | | 66 | |
| | $\overline{RAS0}$, $\overline{RAS2}$ | | 38 | |
| | $\overline{CAS0}$ – $\overline{CAS3}$ | | 24 | |
| I/O Capacitance ($\overline{CAS}$ = $V_{IH}$ to Disable Output) | DQ0 – DQ31 | $C_{I/O}$ | 17 | pF |

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

## AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC}$ = 3.3 V ± 0.3 V, $T_A$ = 0 to 70°C, Unless Otherwise Noted)

**READ AND WRITE CYCLES** (See Notes 1, 2, 3, and 4)

| Parameter | Symbol | | MCM32103D-80 | | Unit | Notes |
|---|---|---|---|---|---|---|
| | Std | Alt | Min | Max | | |
| Random Read or Write Cycle Time | $t_{RELREL}$ | $t_{RC}$ | 150 | — | ns | 5 |
| Fast Page Mode Cycle Time | $t_{CELCEL}$ | $t_{PC}$ | 50 | — | ns | |
| Access Time from $\overline{RAS}$ | $t_{RELQV}$ | $t_{RAC}$ | — | 80 | ns | 6, 7 |
| Access Time from $\overline{CAS}$ | $t_{CELQV}$ | $t_{CAC}$ | — | 20 | ns | 6, 8 |
| Access Time from Column Address | $t_{AVQV}$ | $t_{AA}$ | — | 40 | ns | 6, 9 |
| Access Time from Precharge $\overline{CAS}$ | $t_{CEHQV}$ | $t_{CPA}$ | — | 45 | ns | 6 |
| $\overline{CAS}$ to Output in Low-Z | $t_{CELQX}$ | $t_{CLZ}$ | 0 | — | ns | 6 |
| Output Buffer and Turn-Off Delay | $t_{CEHQZ}$ | $t_{OFF}$ | 0 | 20 | ns | 10 |
| Transition Time (Rise and Fall) | $t_T$ | $t_T$ | 3 | 50 | ns | |
| $\overline{RAS}$ Precharge Time | $t_{REHREL}$ | $t_{RP}$ | 60 | — | ns | |
| $\overline{RAS}$ Pulse Width | $t_{RELREH}$ | $t_{RAS}$ | 80 | 10 k | ns | |
| $\overline{RAS}$ Pulse Width (Fast Page Mode) | $t_{RELREH}$ | $t_{RASP}$ | 80 | 200 k | ns | |
| $\overline{RAS}$ Hold Time | $t_{CELREH}$ | $t_{RSH}$ | 20 | — | ns | |
| $\overline{CAS}$ Hold Time | $t_{RELCEH}$ | $t_{CSH}$ | 80 | — | ns | |
| $\overline{CAS}$ Precharge to $\overline{RAS}$ Hold Time | $t_{CEHREH}$ | $t_{RHCP}$ | 45 | — | ns | |
| $\overline{CAS}$ Pulse Width | $t_{CELCEH}$ | $t_{CAS}$ | 20 | 10 k | ns | |
| $\overline{RAS}$ to $\overline{CAS}$ Delay Time | $t_{RELCEL}$ | $t_{RCD}$ | 20 | 60 | ns | 11 |
| $\overline{RAS}$ to Column Address Delay Time | $t_{RELAV}$ | $t_{RAD}$ | 15 | 40 | ns | 12 |
| $\overline{CAS}$ to $\overline{RAS}$ Precharge Time | $t_{CEHREL}$ | $t_{CRP}$ | 5 | — | ns | |
| $\overline{CAS}$ Precharge Time | $t_{CEHCEL}$ | $t_{CP}$ | 10 | — | ns | |
| Row Address Setup Time | $t_{AVREL}$ | $t_{ASR}$ | 0 | — | ns | |
| Row Address Hold Time | $t_{RELAX}$ | $t_{RAH}$ | 10 | — | ns | |
| Column Address Setup Time | $t_{AVCEL}$ | $t_{ASC}$ | 0 | — | ns | |
| Column Address Hold Time | $t_{CELAX}$ | $t_{CAH}$ | 15 | — | ns | |
| Column Address to $\overline{RAS}$ Lead Time | $t_{AVREH}$ | $t_{RAL}$ | 40 | — | ns | |
| Read Command Setup Time | $t_{WHCEL}$ | $t_{RCS}$ | 0 | — | ns | |
| Read Command Hold Time Referenced to $\overline{CAS}$ | $t_{CEHWX}$ | $t_{RCH}$ | 0 | — | ns | 13 |
| Read Command Hold Time Referenced to $\overline{RAS}$ | $t_{REHWX}$ | $t_{RRH}$ | 0 | — | ns | 13 |

NOTES: (continued)

1. $V_{IH}$ (min) and $V_{IL}$ (max) are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}$ and $V_{IL}$.
2. An initial pause of 2 ms is required after power-up followed by 8 $\overline{RAS}$ cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between $V_{IH}$ and $V_{IL}$ (or between $V_{IL}$ and $V_{IH}$) in a monotonic manner.
4. AC measurements $t_T$ = 5.0 ns.
5. The specifications for $t_{RC}$ (min) and $t_{RWC}$ (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ $T_A$ ≤ 70°C) is assured.
6. Measured with a load equivalent to 100 pF and at $V_{OH}$ = 2.0 V ($I_{out}$ = – 2 mA) and $V_{OL}$ = 0.8 V ($I_{out}$ = 2 mA).
7. Assumes that $t_{RCD} \leq t_{RCD}$ (max).
8. Assumes that $t_{RCD} \geq t_{RCD}$ (max).
9. Assumes that $t_{RAD} \geq t_{RAD}$ (max).
10. $t_{OFF}$ (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Operation within the $t_{RCD}$ (max) limit ensures that $t_{RAC}$ (max) can be met. $t_{RCD}$ (max) is specified as a reference point only; if $t_{RCD}$ is greater than the specified $t_{RCD}$ (max) limit, then access time is controlled exclusively by $t_{CAC}$.
12. Operation within the $t_{RAD}$ (max) limit ensures that $t_{RAC}$ (max) can be met. $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater than the specified $t_{RAD}$ (max), then access time is controlled exclusively by $t_{AA}$.
13. Either $t_{RRH}$ or $t_{RCH}$ must be satisfied for a read cycle.

**READ AND WRITE CYCLES** (Continued)

| Parameter | Symbol | | MCM32103D-80 | | Unit | Notes |
|---|---|---|---|---|---|---|
| | Std | Alt | Min | Max | | |
| Write Command Hold Time Referenced to $\overline{CAS}$ | $t_{CELWH}$ | $t_{WCH}$ | 15 | — | ns | |
| Write Command Pulse Width | $t_{WLWH}$ | $t_{WP}$ | 15 | — | ns | |
| Write Command to $\overline{RAS}$ Lead Time | $t_{WLREH}$ | $t_{RWL}$ | 20 | — | ns | |
| Write Command to $\overline{CAS}$ Lead Time | $t_{WLCEH}$ | $t_{CWL}$ | 20 | — | ns | |
| Data in Setup Time | $t_{DVCEL}$ | $t_{DS}$ | 0 | — | ns | 14 |
| Data in Hold Time | $t_{CELDX}$ | $t_{DH}$ | 15 | — | ns | 14 |
| Refresh Period | $t_{RVRV}$ | $t_{RFSH}$ | — | 16 | ms | |
| Write Command Setup Time | $t_{WLCEL}$ | $t_{WCS}$ | 0 | — | ns | 15 |
| $\overline{CAS}$ Setup Time for $\overline{CAS}$ Before $\overline{RAS}$ Refresh | $t_{RELCEL}$ | $t_{CSR}$ | 5 | — | ns | |
| $\overline{CAS}$ Hold Time for $\overline{CAS}$ Before $\overline{RAS}$ Refresh | $t_{RELCEH}$ | $t_{CHR}$ | 15 | — | ns | |
| $\overline{RAS}$ Precharge to $\overline{CAS}$ Active Time | $t_{REHCEL}$ | $t_{RPC}$ | 0 | — | ns | |
| $\overline{CAS}$ Precharge Time for $\overline{CAS}$ Before $\overline{RAS}$ Counter Time | $t_{CEHCEL}$ | $t_{CPT}$ | 40 | — | ns | |
| Write to $\overline{RAS}$ Precharge Time ($\overline{CAS}$ Before $\overline{RAS}$ Refresh) | $t_{WHREL}$ | $t_{WRP}$ | 10 | — | ns | |
| Write to $\overline{RAS}$ Hold Time ($\overline{CAS}$ Before $\overline{RAS}$ Refresh) | $t_{RELWL}$ | $t_{WRH}$ | 10 | — | ns | |

NOTES:

14. These parameters are referenced to $\overline{CAS}$ leading edge in early write cycles and to $\overline{W}$ leading edge in late write cycles.
15. $t_{WCS}$ is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

**READ CYCLE**



## EARLY WRITE CYCLE




## FAST PAGE MODE READ CYCLE



## FAST PAGE MODE EARLY WRITE CYCLE




## RAS-ONLY REFRESH CYCLE

**(W is Don't Care)**



## $\overline{CAS}$ BEFORE $\overline{RAS}$ REFRESH CYCLE

**(A0 – A9 are Don't Care)**




## HIDDEN REFRESH CYCLE (READ)



## HIDDEN REFRESH CYCLE (EARLY WRITE)




## CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



## DEVICE INITIALIZATION

On power-up, an initial pause of 2 milliseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the device. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

## ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ($\overline{RAS}$) and column address strobe ($\overline{CAS}$), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. $\overline{RAS}$ active transition is followed by $\overline{CAS}$ active transition (active = $V_{IL}$, $t_{RCD}$ minimum) for all read or write cycles. The delay between $\overline{RAS}$ and $\overline{CAS}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external $\overline{CAS}$ signal is ignored until an internal $\overline{RAS}$ signal is available. This "gate" feature on the external $\overline{CAS}$ clock enables the internal $\overline{CAS}$ line as soon as the row address hold time ($t_{RAH}$) specification is met (and defines $t_{RCD}$ minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{CAS}$ clock.

There are three other variations in addressing the module: **$\overline{RAS}$-only refresh cycle, $\overline{CAS}$ before $\overline{RAS}$ refresh cycle,** and **page mode**. All three are discussed in separate sections that follow.

## READ CYCLE

The DRAM may be read with two different cycles: "normal" random read cycle or page mode read cycle. The normal read cycle is outlined here, while the page mode cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with $\overline{RAS}$ and $\overline{CAS}$ active transitions latching the desired bit location. The write ($\overline{W}$) input level must be high ($V_{IH}$), $t_{RCS}$ (minimum) before the $\overline{CAS}$ active transition, to enable read mode.

Both the $\overline{RAS}$ and $\overline{CAS}$ clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{CAS}$ controls read access time: $\overline{CAS}$ must be active before or at $t_{RCD}$ maximum to guarantee valid data out (Q) at $t_{RAC}$ (access time from $\overline{RAS}$ active transition). If the $t_{RCD}$ maximum is exceeded, read access time is determined by the $\overline{CAS}$ clock active transition ($t_{CAC}$).

The $\overline{RAS}$ and $\overline{CAS}$ clocks must remain active for minimum times of $t_{RAS}$ and $t_{CAS}$, respectively, to complete the read cycle. $\overline{W}$ must remain high throughout the cycle, and for time $t_{RRH}$ or $t_{RCH}$ after $\overline{RAS}$ or $\overline{CAS}$ inactive transition, respectively, to maintain the data at that bit location. Once $\overline{RAS}$ transitions to inactive, it must remain inactive for a minimum time of $t_{RP}$ to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the $\overline{CAS}$ clock is active. When the $\overline{CAS}$ clock transitions to inactive, the output will switch to High Z (three-state) $t_{OFF}$ after the inactive transition.

## WRITE CYCLE

The user can write to the DRAM with one of two cycles: early write or page mode early write. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of $\overline{W}$ to active ($V_{IL}$). Early and late write modes are distinguished by the active transition of $\overline{W}$, with respect to $\overline{CAS}$. Minimum active time $t_{RAS}$ and $t_{CAS}$, and precharge time $t_{RP}$ apply to write mode, as in the read mode.

An early write cycle is characterized by $\overline{W}$ active transition at minimum time $t_{WCS}$ before $\overline{CAS}$ active transition. Data in (D) is referenced to $\overline{CAS}$ in an early write cycle. $\overline{RAS}$ and $\overline{CAS}$ clocks must stay active for $t_{RWL}$ and $t_{CWL}$, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because $\overline{W}$ active transition precedes or coincides with $\overline{CAS}$ active transition, keeping data-out buffers disabled.

## PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the dynamic RAM. Read access time in page mode ($t_{CAC}$) is typically half the regular $\overline{RAS}$ clock access time, $t_{RAC}$. Page mode operation consists of keeping $\overline{RAS}$ active while toggling $\overline{CAS}$ between $V_{IH}$ and $V_{IL}$. The row is latched by $\overline{RAS}$ active transition, while each $\overline{CAS}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, $\overline{CAS}$ transitions to inactive for minimum $t_{CP}$, while $\overline{RAS}$ remains low ($V_{IL}$). The second $\overline{CAS}$ active transition while $\overline{RAS}$ is low initiates the first page mode cycle ($t_{PC}$). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by $t_{RASP}$. Page mode operation is ended when $\overline{RAS}$ transitions to inactive, coincident with or following $\overline{CAS}$ inactive transition.

## REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the module require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds.

A normal read or write operation to the RAM will refresh all the bits (4096) associated with the particular row

decoded. Three other methods of refresh, **$\overline{\text{RAS}}$-only refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh,** and **hidden refresh** are available on this device for greater system flexibility.

### $\overline{\text{RAS}}$-Only Refresh

$\overline{\text{RAS}}$-only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high ($V_{IH}$) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). $\overline{\text{W}}$ must be inactive for time $t_{WRP}$ before and time $t_{WRH}$ after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for $t_{RP}$ and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1). $\overline{\text{W}}$ is subject to the same conditions with respect to $\overline{\text{RAS}}$ active transition (to prevent test mode entry) as in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.

### $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test**. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle** timing diagram.

The test can be performed after a minimum of eight **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$** initialization cycles. The test procedure is as follows:

1. Write “0”s into all memory cells (normal write mode).
2. Select a column address, and read “0” out of the cell by performing **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test, read cycle**. Repeat this operation 1024 times.
3. Select a column address, and write “1” into the cell by performing **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test, write cycle**. Repeat this operation 1024 times.
4. Read “1”s (normal read mode), which were written at step 3.
5. Repeat steps 1 to 4 using complement data.




**Figure 1. Hidden Refresh Cycle**

## ORDERING INFORMATION
**(Order by Full Part Number)**




Full Part Numbers — MCM32103D80 MCM32103DG80

## PACKAGE DIMENSIONS

**D PACKAGE**
**SMALL OUTLINE DIMM MODULE**
**CASE 992-01**




NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.

| | MILLIMETERS | | INCHES | |
|---|---|---|---|---|
| DIM | MIN | MAX | MIN | MAX |
| A | 59.56 | 59.82 | 2.346 | 2.355 |
| B | 25.27 | 25.53 | 0.995 | 1.005 |
| C | — | 3.80 | — | 0.150 |
| D | 0.95 | 1.05 | 0.037 | 0.041 |
| E | 6.22 | 6.48 | 0.245 | 0.255 |
| F | 7.62 BSC | | 0.300 BSC | |
| F1 | 3.00 | — | 0.118 | — |
| G | 1.27 BSC | | 0.050 BSC | |
| H | — | 0.25 | — | 0.010 |
| J | 0.90 | 1.10 | 0.035 | 0.043 |
| K | 2.54 | — | 0.100 | — |
| L | 44.45 REF | | 1.750 REF | |
| M | 1.87 | 2.13 | 0.074 | 0.084 |
| N | 8.25 BSC | | 0.325 BSC | |
| O | 17.78 BSC | | 0.700 BSC | |
| O1 | 3.90 | 4.10 | 0.154 | 0.161 |
| R1 | 2.87 | 3.13 | 0.113 | 0.123 |
| R2 | 1.87 | 2.13 | 0.074 | 0.084 |
| S | 3.18 | — | 0.125 | — |
| U | 44.45 REF | | 1.750 REF | |
| V | — | 2.45 | — | 0.096 |
| Z | 2.00 | — | 0.079 | — |







VIEW AA

**Literature Distribution Centers:**
USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.
JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.