MCM32103D

Product Preview 1M x 32 Bit DRAM Small Outline Memory Module

The MCM32103D is a 3.3 V DRAM small outline memory module (SOMM) organized as 1,048,576 x 32 bits. The module is a JEDEC-standard 72-lead member of the dual-in-line memory module (DIMM) class of products with 36 separate contacts per side, consisting of eight MCM54400AV DRAMs housed in 300 mil thin small outline packages (TSOP), mounted on a substrate along with a 0.22 μ F (min) decoupling capacitor mounted adjacent to each DRAM. The MCM54400AV is a 0.7 μ CMOS high-speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Ideal for Portable System Applications
- Designed for Low Voltage 3.3 V Operation
- Reduced Size (2.35" Length) Achieved by Using Separate Front/Back Contacts
- Allows 0.227" Tall Three-Tiered Memory Solution When Using Horizontal Sockets
- Notch Keys Prevent Accidental Insertion in 5 V Systems
- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: 16 ms
- Consists of Eight 1M x 4 DRAMs and Eight 0.22 μF (Min) Decoupling Capacitors
- Fast Access Time (t_{RAC}): 80 ns (Max)
- Low Active Power Dissipation: 1.73 W (Max)
- Low Standby Power Dissipation: TTL Levels = 26.4 mW (Max)
- CMOS Levels = 13.2 mW (Max) • Also Available in 5 V 60 ns and 5 V 70 ns Versions (MCM32100D)

PIN NAMES						
	DQ0 – DQ31 . Data Input/Output PD1 – PD7 Presence Detect W Read/Write Input VSS Ground					

All power supply and ground pins must be connected for proper operation of the device.



This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.



PIN ASSIGNMENTS

Front Side				Back Side				
Pin	Name	Pin	Name	Pin	Name	Pin	Name	
1	V _{SS}	37	DQ16	2	DQ0	38	DQ17	
3	DQ1	39	V _{SS}	4	DQ2	40	CAS0	
5	DQ3	41	CAS2	6	DQ4	42	CAS3	
7	DQ5	43	CAS1	8	DQ6	44	RAS0	
9	DQ7	45	NC	10	VCC	46	NC	
11	PD1	47	W	12	A0	48	NC	
13	A1	49	DQ18	14	A2	50	DQ19	
15	A3	51	DQ20	16	A4	52	DQ21	
17	A5	53	DQ22	18	A6	54	DQ23	
19	NC	55	NC	20	NC	56	DQ24	
21	DQ8	57	DQ25	22	DQ9	58	DQ26	
23	DQ10	59	DQ28	24	DQ11	60	DQ27	
25	DQ12	61	V _{CC}	26	DQ13	62	DQ29	
27	DQ14	63	DQ30	28	A7	64	DQ31	
29	NC	65	NC	30	Vcc	66	PD2	
31	A8	67	PD3	32	A9	68	PD4	
33	NC	69	PD5	34	RAS2	70	PD6	
35	DQ15	71	PD7	36	NC	72	V _{SS}	

72-LEAD SMALL OUTLINE MEMORY MODULE (SOMM) PIN ASSIGNMENT





BLOCK DIAGRAM



PRESENCE DETECT PIN OUT						
Pin Name	80 ns					
PD1	NC					
PD2	VSS					
PD3	V _{SS}					
PD4	NC					
PD5	NC					
PD6	V _{SS}					
PD7	NC					

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 0.5 to + 4.6	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	– 0.5 V _{CC} – 0.5	V
Data Output Current	lout	50	mA
Power Dissipation	PD	5.6	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	– 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 3.3 V \pm 0.3%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	3.0	3.3	3.6	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.2	_	V _{CC} + 0.3 V	V
Logic Low Voltage, All Inputs	VIL	- 0.3	_	0.6	V

DC CHARACTERISTICS AND SUPPLY CURRENTS (All voltages referenced to VSS)

Characteris	tic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM32103D-80, t _{RC} = 150 ns	ICC1	—	480	mA	1, 2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{C}$	CAS = V _{IH})	ICC2	—	8.0	mA	
V _{CC} Power Supply Current During RAS-Only R	efresh Cycles (CAS = V _{IH}) MCM32103D-80, t _{RC} = 150 ns	ICC3	_	480	mA	1, 2
V _{CC} Power Supply Current During Fast Page N	lode Cycle (RAS = V _{IL}) MCM32103D-80, t _{PC} = 50 ns	ICC4(P)	_	320	mA	1, 2
V_{CC} Power Supply Current (Standby) (RAS = \overline{C}	$CAS = V_{CC} - 0.2 \text{ V}$	I _{CC5}	—	4.0	mA	
V _{CC} Power Supply Current During CAS Before	RAS Refresh Cycle MCM32103D-80, t _{RC} = 150 ns	ICC6	_	480	mA	1, 2
Input Leakage Current (0 V \leq V _{in} \leq V _{CC} + 0.5 V	/)	l _{lkg(l)}	- 80	80	μΑ	
Output Leakage Current ($\overline{CAS} = V_{IH}$, 0 V $\leq V_{OU}$	$t \le V_{CC} + 0.5 V$	l _{lkg(O)}	- 10	10	μΑ	
Output High Voltage ($I_{OH} = -2 \text{ mA}$)		VOH	2.4	—	V	
Output Low Voltage (I _{OL} = 2 mA)		VOL	—	0.4	V	

NOTES:

1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.

2. Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

CAPACITANCE (f = 1.0 MHz, $T_A = 25^{\circ}$ C, $V_{CC} = 3.3 V \pm 0.3 V$, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance $A0 - A9$ W \overline{W} $\overline{RAS0}, \overline{RAS2}$ $\overline{CAS0} - \overline{CAS3}$	C _{in}	50 66 38 24	pF
I/O Capacitance (CAS = V _{IH} to Disable Output) DQ0 – DQ31	C _{I/O}	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $3.3 \text{ V} \pm 0.3 \text{ V}$, T_A = 0 to 70°C, Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	Symbol		MCM32103D-80		
Parameter	Std	Alt	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	150	—	ns	5
Fast Page Mode Cycle Time	^t CELCEL	^t PC	50	—	ns	
Access Time from RAS	^t RELQV	^t RAC	_	80	ns	6, 7
Access Time from CAS	^t CELQV	^t CAC	_	20	ns	6, 8
Access Time from Column Address	^t AVQV	t _{AA}	_	40	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	45	ns	6
CAS to Output in Low-Z	^t CELQX	^t CLZ	0	—	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	ns	10
Transition Time (Rise and Fall)	tT	tT	3	50	ns	
RAS Precharge Time	^t REHREL	^t RP	60	—	ns	
RAS Pulse Width	^t RELREH	^t RAS	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	80	200 k	ns	
RAS Hold Time	^t CELREH	^t RSH	20	_	ns	
CAS Hold Time	^t RELCEH	^t CSH	80	—	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	45	—	ns	
CAS Pulse Width	^t CELCEH	^t CAS	20	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	20	60	ns	11
RAS to Column Address Delay Time	^t RELAV	^t RAD	15	40	ns	12
CAS to RAS Precharge Time	^t CEHREL	^t CRP	5	—	ns	
CAS Precharge Time	^t CEHCEL	^t CP	10	—	ns	
Row Address Setup Time	^t AVREL	^t ASR	0	—	ns	
Row Address Hold Time	^t RELAX	^t RAH	10	—	ns	
Column Address Setup Time	^t AVCEL	^t ASC	0	—	ns	
Column Address Hold Time	^t CELAX	^t CAH	15	—	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	40	—	ns	
Read Command Setup Time	tWHCEL	^t RCS	0	—	ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	—	ns	13
NOTES:					((continued)

1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

2. An initial pause of 2 ms is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.

4. AC measurements $t_T = 5.0$ ns.

5. The specifications for tRC (min) and tRWC (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is assured.

6. Measured with a load equivalent to 100 pF and at V_{OH} = 2.0 V (I_{out} = - 2 mA) and V_{OL} = 0.8 V (I_{out} = 2 mA).

7. Assumes that $t_{RCD} \leq t_{RCD}$ (max).

8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).

9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).

10. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .

12. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

READ AND WRITE CYCLES (Continued)

	Symbol		MCM32103D-80			
Parameter	Std	Alt	Min	Max	Unit	Notes
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15	_	ns	
Write Command Pulse Width	twlwh	tWP	15	_	ns	
Write Command to RAS Lead Time	^t WLREH	^t RWL	20	_	ns	
Write Command to CAS Lead Time	^t WLCEH	^t CWL	20	_	ns	
Data in Setup Time	^t DVCEL	^t DS	0	_	ns	14
Data in Hold Time	^t CELDX	^t DH	15	_	ns	14
Refresh Period	^t RVRV	^t RFSH		16	ms	
Write Command Setup Time	tWLCEL	tWCS	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	^t CSR	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	15	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	^t CEHCEL	^t CPT	40	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	—	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	^t WRH	10	_	ns	

NOTES:

14. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{W} leading edge in late write cycles.

15. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE



EARLY WRITE CYCLE



FAST PAGE MODE READ CYCLE





CAS BEFORE RAS REFRESH CYCLE

(A0 – A9 are Don't Care)



HIDDEN REFRESH CYCLE (READ)



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, line. Motorola, line. is an Equal Opportunity/Affirmative Action Employer.



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 2 milliseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the device. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: **RAS-only refresh cycle**, **CAS** before **RAS** refresh cycle, and **page mode**. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with two different cycles: "normal" random read cycle or page mode read cycle. The normal read cycle is outlined here, while the page mode cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_IH), t_{RCS} (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. CAS controls read access time: CAS must be active before or at t_{RCD} maximum to guarantee valid data out (Q) at t_{RAC} (access time from RAS active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the CAS clock active transition (t_{CAC}).

The RAS and CAS clocks must remain active for minimum times of t_{RAS} and t_{CAS}, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High Z (three-state) t_{OFF} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with one of two cycles: early write or page mode early write. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (VIL). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to CAS. Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL}, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers disabled.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum t_{CP}, while RAS remains low (V_{IL}). The second CAS active transition while RAS is low initiates the first page mode cycle (t_{PC}). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the module require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds.

A normal read or write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, **RAS-only** refresh, **CAS before RAS refresh**, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 \overline{CAS} before \overline{RAS} refresh is enabled by bringing \overline{CAS} active before \overline{RAS} . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode entry) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **CAS** before **RAS** refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See **CAS** before **RAS** refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight \overline{CAS} before \overline{RAS} initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- 2. Select a column address, and read "0" out of the cell by performing **CAS** before **RAS** refresh counter test, read cycle. Repeat this operation 1024 times.
- 3. Select a column address, and write "1" into the cell by performing **CAS** before **RAS** refresh counter test, write cycle. Repeat this operation 1024 times.
- 4. Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.



ORDERING INFORMATION (Order by Full Part Number)



PACKAGE DIMENSIONS

D PACKAGE SMALL OUTLINE DIMM MODULE CASE 992-01



Literature Distribution Centers: USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



 \Diamond

