
## Product Preview

## Low-Voltage CMOS Octal Transceiver/Registered Transceiver With Dual Enable With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX652 is a high performance, non-inverting octal transceiver/registered transceiver operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V<sub>I</sub> specification of 5.5V allows MC74LCX652 inputs to be safely driven from 5V devices. The MC74LCX652 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes from a LOW-to-HIGH logic level. Two Output Enable pins (OEBA, OEAB) are provided to control the transceiver outputs. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls (SBA, SAB) can multiplex stored and real-time (transparent mode) data. In the isolation mode (both outputs disabled), A data may be stored in the B register or B data may be stored in the A register. When in the real-time mode, it is possible to store data without using the internal registers by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input (data retention is not quaranteed in this mode).


- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V



### **MC74LCX652**



LOW-VOLTAGE CMOS OCTAL TRANSCEIVER/ REGISTERED TRANSCEIVER WITH DUAL ENABLE




#### **PIN NAMES**

Pins	Function
A0–A7	Side A Inputs/Outputs
B0–B7	Side B Inputs/Outputs
CAB, CBA	Clock Pulse Inputs
<u>SAB, S</u> BA	Select Control Inputs
OEBA, OEAB	Output Enable Inputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



#### MC74LCX652




#### **FUNCTION TABLE**

		In	puts				rage sters	Da Po	nta rts	Operating Mode
OEAB	OEBA	САВ	СВА	SAB	SBA	$Q_{A}$	QB	An	B <sub>n</sub>	
L	Н							Input	Input	
		1	1	Х	Х	NC	NC	Х	Х	Isolation, Hold Storage
		<b>↑</b>	1	Х	Х	L H X X	X X L H	L H X X	X X L H	Store A and/or B Data
Н	Н							Input	Output	
		1	X*	L	Х	NC NC	NC NC	L H	L H	Real Time A Data to B Bus
				Н	Х	NC	NC	Х	$Q_{A}$	Stored A Data to B Bus
		1	X*	L	Х	L H	NC NC	L H	L H	Real Time A Data to B Bus; Store A Data
				Н	Х	L H	NC NC	L H	Q <sub>A</sub> Q <sub>A</sub>	Stored A Data to B Bus; Store A Data
L	L							Output	Input	
		X*	1	Х	L	NC NC	NC NC	L H	L H	Real Time B Data to A Bus
				Х	Н	NC	NC	Q <sub>B</sub>	Х	Stored B Data to A Bus
		X*	1	Х	L	NC NC	L H	L H	L H	Real Time B Data to A Bus; Store B Data
				Х	Н	NC NC	ЬH	Q <sub>B</sub> Q <sub>B</sub>	L H	Stored B Data to A Bus; Store B Data
Н	L							Output	Output	
		1	<b></b>	Н	Н	NC	NC	Q <sub>B</sub>	$Q_{A}$	Stored A Data to B Bus, Stored B Data to A Bus


H = High Voltage Level; L = Low Voltage Level; X = Don't Care;  $\uparrow$  = Low-to-High Clock Transition;  $\uparrow$  = NOT Low-to-High Clock Transition; NC = No Change; \* = The clocks are not internally gated with either the Output Enables or the Source Inputs. Therefore, data at the A or B ports may be clocked into the storage registers, at any time. For I<sub>CC</sub> reasons, Do Not Float Inputs.

#### **BUS APPLICATIONS**

Real Time Transfer – Bus B to Bus A




Store Data from Bus A, Bus B or Bus A and Bus B



OEAB	OEBA	CAB	CBA	SAB	SBA
ΥL	п×п	$\rightarrow$ X $\rightarrow$	X ↑	X X X	X X X

## Store Bus A in Both Registers or Store Bus B in Both Registers



 $\uparrow$ 


Χ

L


3

L

## Real Time Transfer – Bus A to Bus B




# Transfer A Stored Data to Bus B or Stored Data Bus B to Bus A or Both at the Same Time



OEAB	OEBA	CAB	CBA	SAB	SBA
H	H L L	H or L X H or L	X H or L H or L	H X H	Х Н

#### Isolation



#### **ABSOLUTE MAXIMUM RATINGS\***

Symbol	Parameter	Value	Condition	Unit
VCC	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \le V_1 \le +7.0$		V
VO	DC Output Voltage	$-0.5 \le V_{O} \le +7.0$	Output in 3–State	V
		$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
Ικ	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
lok	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	AO > ACC	mA
IO	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

<sup>\*</sup> Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3–State)	0 0		V <sub>CC</sub> 5.5	V
loн	HIGH Level Output Current, V <sub>CC</sub> = 3.0V – 3.6V			-24	mA
loL	LOW Level Output Current, V <sub>CC</sub> = 3.0V – 3.6V			24	mA
loн	HIGH Level Output Current, V <sub>CC</sub> = 2.7V – 3.0V			-12	mA
lOL	LOW Level Output Current, V <sub>CC</sub> = 2.7V – 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, $V_{IN}$ from 0.8V to 2.0V, $V_{CC} = 3.0V$	0		10	ns/V

#### DC ELECTRICAL CHARACTERISTICS

			T <sub>A</sub> = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V <sub>CC</sub> ≤ 3.6V	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage (Note 1)	2.7V ≤ V <sub>CC</sub> ≤ 3.6V		0.8	V
Vон	HIGH Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$ ; $I_{OH} = -100\mu A$	V <sub>CC</sub> - 0.2		V
		$V_{CC} = 2.7V; I_{OH} = -12mA$	2.2		
		$V_{CC} = 3.0V; I_{OH} = -18mA$	2.4		
		$V_{CC} = 3.0V; I_{OH} = -24mA$	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V; I_{OL} = 100\mu A$		0.2	V
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 12mA		0.4	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA		0.4	
		$V_{CC} = 3.0V; I_{OL} = 24mA$		0.55	

<sup>1.</sup> These values of V<sub>I</sub> are used to test DC electrical characteristics only. Functional test should use V<sub>IH</sub>  $\geq$  2.4V, V<sub>IL</sub>  $\leq$  0.5V.

<sup>1.</sup> IO absolute maximum rating must be observed.

#### DC ELECTRICAL CHARACTERISTICS (continued)

			T <sub>A</sub> = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
l <sub>l</sub>	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V; \ 0V \le V_{I} \le 5.5V$		±5.0	μΑ
loz	3–State Output Current	$2.7 \le V_{CC} \le 3.6V$ ; $0V \le V_{O} \le 5.5V$ ; $V_{I} = V_{IH}$ or $V_{IL}$		±5.0	μΑ
lOFF	Power–Off Leakage Current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 5.5V$		10	μΑ
ICC	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$ ; $V_I = GND$ or $V_{CC}$		10	μΑ
		$2.7 \le V_{CC} \le 3.6V$ ; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μΑ
ΔlCC	Increase in I <sub>CC</sub> per Input	$2.7 \le V_{CC} \le 3.6V; V_{IH} = V_{CC} - 0.6V$		500	μΑ

#### AC CHARACTERISTICS<sup>1</sup> ( $t_R = t_F = 2.5 \text{ns}$ ; $C_L = 50 \text{pF}$ ; $R_L = 500 \Omega$ )

				Lin	nits		
				T <sub>A</sub> = -40°	C to +85°C		1
			V <sub>CC</sub> = 3.	0V to 3.6V	VCC	= 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
f <sub>max</sub>	Clock Pulse Frequency	3	150				MHz
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Clock to Output	3	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Input to Output	1	1.5 1.5	7.0 7.0	1.5 1.5	8.0 8.0	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Select to Output	1	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time to High and Low Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time From High and Low Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
t <sub>S</sub>	Setup Time, HIGH or LOW Data to Clock	3	2.5		2.5		ns
t <sub>h</sub>	Hold Time, HIGH or LOW Data to Clock	3	1.5		1.5		ns
t <sub>W</sub>	Clock Pulse Width, HIGH or LOW	3	3.3		3.3		ns
<sup>t</sup> OSHL <sup>t</sup> OSLH	Output-to-Output Skew (Note 2)			1.0 1.0			ns

<sup>1.</sup> These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance

#### **DYNAMIC SWITCHING CHARACTERISTICS**

			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage <sup>1</sup>	$V_{CC} = 3.3V$ , $C_L = 50pF$ , $V_{IH} = 3.3V$ , $V_{IL} = 0V$		0.8		V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage <sup>1</sup>	$V_{CC} = 3.3V$ , $C_L = 50pF$ , $V_{IH} = 3.3V$ , $V_{IL} = 0V$		0.8		V

<sup>1.</sup> Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state. The LCX652 is characterized with 7 outputs switching with 1 output held LOW.


will be specified upon completion of characterization.

2. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.

The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshl) or LOW-to-HIGH (toslh); parameter guaranteed by design.

#### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Unit
C <sub>PD</sub>	Power Dissipation Capacitance	10MHz, $V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	25	pF
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF



WAVEFORM 1 – SAB to B and SBA to A, An to Bn PROPAGATION DELAYS  $t_R=t_F=2.5ns,\,10\%\ to\ 90\%;\,f=1MHz;\,t_W=500ns$ 





Figure 1. AC Waveforms


6

 $t_R$  =  $t_F$  = 2.5ns, 10% to 90%; f = 1MHz;  $t_W$  = 500ns




## WAVEFORM 3 – CLOCK to Bn/An PROPAGATION DELAYS, CLOCK MINIMUM PULSE WIDTH, An/Bn to CLOCK SETUP AND HOLD TIMES

 $t_R$  =  $t_F$  = 2.5ns, 10% to 90%; f = 1MHz;  $t_W$  = 500ns except when noted



**WAVEFORM 4 - INPUT PULSE DEFINITION**  $t_R = t_F = 2.5 \text{ns}, 10\% \text{ to } 90\% \text{ of } 0V \text{ to } 2.7V$ 

Figure 2. AC Waveforms




TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
<sup>t</sup> PZH <sup>, †</sup> PHZ	GND

 $C_L$  = 50pF or equivalent (Includes jig and probe capacitance)  $R_L$  =  $R_1$  = 500 $\Omega$  or equivalent  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50 $\Omega$ )

Figure 3. Test Circuit


#### **OUTLINE DIMENSIONS**



#### NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	15.25	15.54	0.601	0.612
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27 BSC		0.050 BSC	
J	0.23	0.32	0.009	0.013
K	0.13	0.29	0.005	0.011
M	0°	8°	0°	8°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029



**DETAIL E** 

8



н

- NOTES:
  4 DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
  5 CONTROLLING DIMENSION: MILLIMETER.
- 6 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  7 DIMENSION B DOES NOT INCLUDE INTERLEAD
- FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.


  8 DIMENSION K DOES NOT INCLUDE DAMBAR
- DIMENSION R DOES NOT INCLUDE DAMBAR
  PROTRUSION/INTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN
  EXCESS OF K DIMENSION AT MAXIMUM
  MATERIAL CONDITION. DAMBAR INTRUSION SHALL NOT REDUCE DIMENSION K BY MORE THAN 0.07 (0.002) AT LEAST MATERIAL CONDITION.
- 9 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 10 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	8.07	8.33	0.317	0.328
В	5.20	5.38	0.205	0.212
С	1.73	1.99	0.068	0.078
D	0.05	0.21	0.002	0.008
F	0.63	0.95	0.024	0.037
G	0.65 BSC		0.026 BSC	
Н	0.44	0.60	0.017	0.024
J	0.09	0.20	0.003	0.008
J1	0.09	0.16	0.003	0.006
K	0.25	0.38	0.010	0.015
K1	0.25	0.33	0.010	0.013
L	7.65	7.90	0.301	0.311
M	0 °	8 °	0 °	8 °

**MOTOROLA** 

-T- SEATING

#### **OUTLINE DIMENSIONS**



9

#### MC74LCX652

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

How to reach us:

**USA/EUROPE**: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

**HONG KONG**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC74LCX652/D