
Low-Voltage CMOS Octal D-Type Flip-Flop Flow Through Pinout With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)


The MC74LCX574 is a high performance, non-inverting octal D-type flip-flop operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX574 inputs to be safely driven from 5V devices.

The MC74LCX574 consists of 8 edge-triggered flip-flops with individual D-type inputs an<u>d 3</u>-state true outputs. The buffered clock and buffered Output Enable (OE) are common to all flip-flops. The eight flip-flops will store the state of individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the OE LOW, the <u>contents</u> of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. The OE input level does not affect the operation of the flip-flops. The LCX574 flow through design facilitates easy PC board layout.

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When V_{CC} = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10µA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V




Pinout: 20-Lead (Top View)





9/95



	INPUTS		INTERNAL LATCHES	OUTPUTS	
OE	СР	Dn	Q	On	OPERATING MODE
L	$\uparrow \uparrow$	l h	L H	L H	Load and Read Register
L	\$	Х	NC	NC	Hold and Read Register
Н	\$	Х	NC	Z	Hold and Disable Outputs
H H	$\uparrow \uparrow$	l h	L	Z 7	Load Internal Register and Disable Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Low–to–High Clock Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to the Low–to–High Clock Transition; NC = No Change; X = High or Low Voltage Level and Transitions are Acceptable; Z = High Impedance State; \uparrow = Low–to–High Transition; \uparrow = Not a Low–to–High Transition; For I_{CC} Reasons DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \leq V_{I} \leq +7.0$		V
VO	DC Output Voltage	$-0.5 \le V_O \le +7.0$	Output in 3–State	V
		$-0.5 \le V_O \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
lικ	DC Input Diode Current	-50	V _I < GND	mA
lок	DC Output Diode Current	-50	V _O < GND	mA
		+50	VO > ACC	mA
ΙO	DC Output Source/Sink Current	±50		mA
ICC	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C

* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.
1. IO absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
VCC	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
VO	Output Voltage (HIGH or LOW State) (3–State)	0 0		V _{CC} 5.5	V
ЮН	HIGH Level Output Current, $V_{CC} = 3.0V - 3.6V$			-24	mA
IOL	LOW Level Output Current, $V_{CC} = 3.0V - 3.6V$			24	mA
ЮН	HIGH Level Output Current, $V_{CC} = 2.7V - 3.0V$			-12	mA
IOL	LOW Level Output Current, $V_{CC} = 2.7V - 3.0V$			12	mA
т _А	Operating Free–Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, VIN from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = −40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	$2.7 \text{V} \leq \text{V}_{CC} \leq 3.6 \text{V}$	2.0		V
VIL	LOW Level Input Voltage (Note 1)	$2.7 \text{V} \leq \text{V}_{CC} \leq 3.6 \text{V}$		0.8	V
VOH	HIGH Level Output Voltage	$2.7V \leq V_{CC} \leq 3.6V; \ I_{OH} = -100 \mu A$	V _{CC} – 0.2		V
		$V_{CC} = 2.7V; I_{OH} = -12mA$	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		$V_{CC} = 3.0V; I_{OH} = -24mA$	2.2		
V _{OL}	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V; I_{OL} = 100 \mu A$		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

1. These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} \ge 2.4V, V_{IL} \le 0.5V.

MC74LCX574

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = −40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
Ц	Input Leakage Current	$2.7 \text{V} \leq \text{V}_{CC} \leq 3.6 \text{V}; \ 0 \text{V} \leq \text{V}_{I} \leq 5.5 \text{V}$		±5.0	μΑ
loz	3-State Output Current	$\begin{array}{c} 2.7 \leq V_{CC} \leq 3.6 \textrm{V}; \ 0\textrm{V} \leq \textrm{V}_{O} \leq 5.5 \textrm{V}; \\ \textrm{V}_{I} = \textrm{V}_{IH} \ \textrm{or} \ \textrm{V} \ \textrm{IL} \end{array}$		±5.0	μΑ
IOFF	Power–Off Leakage Current	$V_{CC} = 0V; V_I \text{ or } V_O = 5.5V$		10	μA
ICC	Quiescent Supply Current	$2.7 \leq V_{CC} \leq 3.6 \textrm{V}; ~\textrm{V}_{\textrm{I}} = \textrm{GND} ~\textrm{or} ~\textrm{V}_{CC}$		10	μA
		$2.7 \leq V_{CC} \leq 3.6 \text{V}; \ 3.6 \leq \text{V}_I \text{ or } \text{V}_O \leq 5.5 \text{V}$		±10	μΑ
ΔICC	Increase in I _{CC} per Input	$2.7 \leq V_{CC} \leq 3.6 \text{V}; \text{ V}_{IH} = V_{CC} - 0.6 \text{V}$		500	μA

AC CHARACTERISTICS ($t_R = t_F = 2.5n_s$; $C_L = 50p_F$; $R_L = 500\Omega$)

				Lin	nits		
			T _A = −40°C to +85°C				1
			V _{CC} = 3.	0V to 3.6V	V _{CC} =	= 2.7V	
Symbol	Parameter	Waveform	Min	Мах	Min	Max	Unit
f _{max}	Clock Pulse Frequency	1	150				MHz
^t PLH ^t PHL	Propagation Delay CP to On	1	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
^t PZH ^t PZL	Output Enable Time to HIGH and LOW Levels	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
^t PHZ ^t PLZ	Output Disable Time from HIGH and LOW Levels	2	1.5 1.5	6.5 6.5	1.5 1.5	7.0 7.0	ns
t _S	Setup TIme, HIGH or LOW Dn to CP	1	2.5		2.5		ns
t _h	Hold Time, HIGH or LOW Dn to CP	1	1.5		1.5		ns
tw	CP Pulse Width, HIGH or LOW	3	3.3		3.3		ns
^t OSHL ^t OSLH	Output-to-Output Skew (Note 1)			1.0 1.0			ns

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH–to–LOW (t_{OSHL}) or LOW–to–HIGH (t_{OSLH}); parameter guaranteed by design.

DYNAMIC SWITCHING CHARACTERISTICS


			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	$V_{\mbox{\scriptsize CC}}$ = 3.3V, $C_{\mbox{\scriptsize L}}$ = 50pF, $V_{\mbox{\scriptsize IH}}$ = 3.3V, $V_{\mbox{\scriptsize IL}}$ = 0V		0.8		V
V _{OLV}	Dynamic LOW Valley Voltage ¹	$V_{\mbox{\scriptsize CC}}$ = 3.3V, $C_{\mbox{\scriptsize L}}$ = 50pF, $V_{\mbox{\scriptsize IH}}$ = 3.3V, $V_{\mbox{\scriptsize IL}}$ = 0V		0.8		V

1. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS


Symbol	Parameter	Condition	Typical	Unit
CPD	Power Dissipation Capacitance	10MHz, V_{CC} = 3.3V, V_{I} = 0V or V_{CC}	25	pF
C _{IN}	Input Capacitance	$V_{CC} = 3.3$ V, $V_{I} = 0$ V or V_{CC}	7	pF
COUT	Output Capacitance	$V_{CC} = 3.3$ V, $V_{I} = 0$ V or V_{CC}	8	pF

MC74LCX574






WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5ns$, 10% to 90%; f = 1MHz; $t_W = 500ns$



WAVEFORM 3 - PULSE WIDTH $\label{eq:transform} \begin{array}{l} t_R = t_F = 2.5 \text{ns} \text{ (or fast as required) from 10\% to 90\%;} \\ \text{Output requirements: } V_{OL} \leq 0.8 \text{V}, V_{OH} \geq 2.0 \text{V} \end{array}$






TEST	SWITCH
^t PLH ^{, t} PHL	Open
^t PZL [,] ^t PLZ	6V
Open Collector/Drain tPLH and tPHL	6V
^t PZH ^{, t} PHZ	GND


 $\begin{array}{l} C_L = 50 pF \mbox{ or equivalent (Includes jig and probe capacitance)} \\ R_L = R_1 = 500 \Omega \mbox{ or equivalent} \\ R_T = Z_{OUT} \mbox{ of pulse generator (typically 50 \Omega)} \end{array}$

Figure 2. Test Circuit





OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and ware registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

CODELINE

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



