# 68HC705E1

## **SPECIFICATION**

**REV 2.0** 

(General Release)

© February 25, 1994

CSIC MCU Design Group Oak Hill, Texas

The MC68HC705E1 is a 28-pin device based on the MC68HC05E1. It contains the HC05 CPU core, including the 15-stage multi-functional timer. A Phase-Locked Loop synthesizer has been added to generate the CPU bus clock from a 32.768 kHz oscillator. A mask programmable Custom Periodic Interrupt system has been added to generate real-time interrupts. The 8K byte memory map has 4K bytes of user EPROM and 368 bytes of RAM, and there are 20 I/O lines.

Motorola reserves the right to make changes to any product herein to improve reliability, functioning or design. Although the information in this document has been carefully reviewed and is believed to be reliable, Motorola does not assume liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

# **TABLE OF CONTENTS**

SECTION 1	INTRODUCTION	1
1.1 1.2 1.3 1.3.1 1.3.2 1.3.3 1.3.3 1.3.3 1.3.4 1.3.5 1.3.6 1.3.7 1.3.8 1.3.9	2 Ceramic Resonator	
<b>SECTION 2</b>	OPERATING MODES	6
2.1 2.2 2.2.1 2.2.2 2.2.2.2	, ,	6 11 11
SECTION 3	CPU CORE	
3.1 3.1.1 3.1.2 3.1.3 3.1.3.3 3.1.3.3 3.1.3.4 3.1.5 3.2 3.2.1 3.2.2 3.2.1 3.2.2 3.2.3	REGISTERS	

	3.2.5	CONTROL INSTRUCTIONS	. 18
	3.3	ADDRESSING MODES	. 19
	3.3.1	IMMEDIATE	. 19
	3.3.2	DIRECT	. 19
	3.3.3	EXTENDED	. 19
	3.3.4	RELATIVE	
	3.3.5	INDEXED, NO OFFSET	. 19
	3.3.6	INDEXED, 8-BIT OFFSET	. 20
	3.3.7	INDEXED, 16-BIT OFFSET	. 20
	3.3.8	BIT SET/CLEAR	
	3.3.9	BIT TEST AND BRANCH	
	3.3.10	INHERENT	. 20
	3.4	RESETS	
	3.4.1	POWER-ON RESET (POR)	
	3.4.2	RESET PIN	. 21
	3.4.3	COMPUTER OPERATING PROPERLY (COP) RESET	
	3.4.4	ILLEGAL ADDRESS RESET	
	3.5	INTERRUPTS	
	3.5.1	HARDWARE CONTROLLED INTERRUPT SEQUENCE .	
	3.5.2	SOFTWARE INTERRUPT (SWI)	
	3.5.3	EXTERNAL INTERRUPT	
	3.5.4	TIMER INTERRUPT	
	3.5.5	CUSTOM PERIODIC INTERRUPT (CPI)	
	3.6	LOW-POWER MODES	
	3.6.1	STOP	
	3.6.2	WAIT	
	3.6.3	DATA-RETENTION MODE	. 26
SECTION	4	INPUT/OUTPUT PORTS	. 27
	4.1	PORT A	
	4.2	PORT B	
	4.3	PORT C	
	4.4	INPUT/OUTPUT PROGRAMMING	27
	7.7	THE STATE OF THE GITT WINNING	/
SECTION	5	MEMORY	. 29
	5.1	EPROM	. 31
	5.1.1	EPROM ERASING	
	5.1.2	EPROM/OTPROM PROGRAMMING SEQUENCE	. 31
	5.2	ROM	. 32
	5.3	RAM	
SECTION	6	TIMED DHASE LOCKED LOOP	
SECTION		TIMER, PHASE-LOCKED LOOP, AND CUSTOM PERIODIC INTERRUPT33	
			00
	6.1	TIMER CONTROL AND STATUS DECISIER (TOSP)	. এও
	6.1.1	TIMER CONTROL AND STATUS REGISTER (TCSR) \$08	3⊿
		WMA	

	6.1.1.1	TOF - Timer Overflow	. 34
	6.1.1.2	RTIF - Real Time Interrupt Flag	. 34
	6.1.1.3	TOFE - Timer Overflow Enable	
	6.1.1.4	RTIE - Real Time Interrupt Enable	. 35
	6.1.1.5	RT1:RT0 - Real Time Interrupt Rate Select	. 35
	6.1.2	COMPUTER OPERATING PROPERLY (COP) WATCHDO	OG . 36
	6.1.3	TIMER COUNTER REGISTER (TCR) \$09	. 36
	6.2	PHASE-LOCKED LOOP SYNTHESIZER	. 37
	6.2.1	PHASE-LOCKED LOOP CONTROL REGISTER (PLLCR) \$07	. 38
	6.2.1.1	BCS - Bus Clock Select	38
	6.2.1.2	AUTO	
	6.2.1.3	BWC - Bandwidth Control	
	6.2.1.4	PLLON - PLL On	
	6.2.1.5	PS1:PS0 - PLL Synthesizer Speed Select	
	6.2.2	OPERATION DURING STOP MODE	
	6.2.3	NOISE IMMUNITY	
	6.3	CUSTOM PERIODIC INTERRUPT	
	6.3.1	CPI CONTROL / STATUS REGISTER (CPICSR) \$12	40
	6.3.1.1	CPIF - Custom Periodic Interrupt Flag	
	6.3.1.2	CPIE - Custom Periodic Interrupt Enable	41
	6.4	OPERATION DURING STOP MODE	
	6.5	OPERATION DURING WAIT MODE	41
SECTION	7 EI	LECTRICAL SPECIFICATIONS	42
	7.1	MAXIMUM RATINGS	42
	7.2	THERMAL CHARACTERISTICS	42
	7.3	DC ELECTRICAL CHARACTERISTICS (5.0 Vdc)	
	7.4	DC ELECTRICAL CHARACTERISTICS (3.3 Vdc)	
	7.5	CONTROL TIMING (5.0 Vdc)	
	7.6	CONTROL TIMING (3.3 Vdc)	46

MC68HC705E1 Specification Rev. 2.0

# **LIST OF FIGURES**

Figure 1-1	Block Diagram of the MC68HC705E1	2
Figure 1-2	Oscillator Connections	4
Figure 2-1	Single-Chip Mode Pinout of the MC68HC705E1	
Figure 2-2	Programmer Interface to Host	
Figure 2-3	MC68HC705E1 Bootloader Flowchart	
Figure 2-4	MC68HC705E1 Programming Circuit	10
Figure 2-5	Programming Register	11
Figure 2-6	Mask Option Register	11
Figure 3-1	Interrupt Processing Flowchart	23
Figure 3-2	STOP/WAIT Flowcharts	25
Figure 4-1	Port I/O Circuitry	28
Figure 5-1	Memory Map	29
Figure 5-2	I/O Registers	30
Figure 6-1	Timer Block Diagram	33
Figure 6-2	Timer Control and Status Register (TCSR)	34
Figure 6-3	Timer Counter Register	36
Figure 6-4	PLL Circuit	37
Figure 6-5	Phase-Locked Loop Control Register	38
Figure 6-6	Custom Periodic Interrupt Control and Status Register (CPICSR)	40
Figure 7-1	External Interrupt Mode Diagram	45
Figure 7-2	Stop Recovery Timing Diagram	47
Figure 7-3	Power-On Reset and RESET	48

MC68HC705E1 Specification Rev. 2.0

# **LIST OF TABLES**

Table 2-1	Operating Mode Conditions	6
Table 2-2	Bootloader Functions	7
Table 3-1	Vector Address for Interrupts and Reset	22
Table 4-1	I/O Pin Functions	28
Table 6-1	RTI Rates	35
Table 6-2	Minimum COP Reset Times	36
Table 6-3	Loop Filter Bandwidth Control	39
Table 6-4	PS1 and PS0 Speed Selects with 32.768 kHz Crystal	39

MC68HC705E1 Specification Rev. 2.0

## **SECTION 1**

# **INTRODUCTION**

### 1.1 GENERAL

The MC68HC705E1 is an EPROM version of the MC68HC05E1. The MCU is available in a 28-pin package and has two 8-bit I/O ports and one 4-bit I/O port. The 8K byte memory map includes 368 bytes of RAM and 4096 bytes of user EPROM.

## 1.2 FEATURES

- Low cost
- HC05 core
- 28-pin package
- On-Chip Oscillator (Crystal or Ceramic Resonator)
- Phase-Locked Loop (PLL) Synthesizer with programmable speed
- 4112 bytes of User EPROM (including 16 bytes of User Vectors)
- 368 bytes of On-Chip RAM
- 15-Stage Multi-functional Timer with programmable input
- Real Time Interrupt Circuit
- Custom Periodic Interrupt Circuit
- 20 Bidirectional I/O Lines
- Single-Chip Mode
- Bootloader Mode
- Power Saving STOP and WAIT Modes
- Illegal Address Reset
- EPROM Mask Option Register (MOR) selectable options:
  - COP Watchdog Timer
  - Edge-Sensitive or Edge and Level-Sensitive Interrupt Trigger
  - Custom Periodic Interrupt Rates

Chapter 1: Introduction MOTOROLA
Page 1




Figure 1-1: Block Diagram

NOTE: A line over a signal name indicates an active low signal. For example, RESET is active low.

## 1.3 FUNCTIONAL PIN DESCRIPTION

## 1.3.1 $V_{DD}$ AND $V_{SS}$

Power is supplied to the microcontroller using these two pins.  $V_{DD}$  is the positive supply and  $V_{SS}$  is ground.

## 1.3.2 **IRQ/V<sub>PP</sub> (MASKABLE INTERRUPT REQUEST)**

This pin has a programmable option that provides two different choices of interrupt triggering sensitivity. The options are:

- negative edge-sensitive triggering only
- both negative edge-sensitive and level-sensitive triggering

The MCU completes the current instruction before it responds to the interrupt request. When  $\overline{\text{IRQ}}/\text{V}_{PP}$  goes low for at least one  $t_{\text{ILIH}}$ , a logic one is latched internally to signify an interrupt has been requested. When the MCU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (I bit) in the condition code register is clear, the MCU then begins the interrupt sequence.

If the option is selected to include level-sensitive triggering, the  $\overline{IRQ}/V_{PP}$  input requires an external resistor to  $V_{DD}$  for "wire-OR" operation.

The  $\overline{IRQ}/V_{PP}$  pin contains an internal Schmitt trigger as part of its input to improve noise immunity. Refer to section **3.5 INTERRUPTS** for more detail.

This pin is also used to provide programming voltage (V<sub>PP</sub>) to the EPROM.

NOTE: The voltage on this pin affects the mode of operation. See **SECTION 2 OPERATING MODES**.

## 1.3.3 OSC1, OSC2

These pins provide control input for an on-chip clock oscillator circuit which can optionally drive a Phase-Locked Loop (PLL) clock. A crystal, a ceramic resonator, or an external signal connects to these pins providing a system clock. The oscillator frequency is two times the internal bus rate if the PLL is not used.

Chapter 1: Introduction MOTOROLA
Page 3

## 1.3.3.1 **Crystal**

**Figure 1-2: Oscillator Connections** shows the recommended circuit for using a crystal. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time.

#### 1.3.3.2 Ceramic Resonator

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. **Figure 1-2: Oscillator Connections** shows the recommended circuit for using a ceramic resonator. The manufacturer of the particular ceramic resonator being considered should be consulted for specific information.

#### 1.3.3.3 External Clock

An external clock should be applied to the OSC1 input with the OSC2 pin not connected as in **Figure 1-2: Oscillator Connections**. This setup can be used if the user does not wish to run the CPU with a 32.768 kHz crystal or the PLL frequencies are not suitable for the application.




Figure 1-2: Oscillator Connections

#### 1.3.4 **RESET**

This active low pin is used to reset the MCU to a known start-up state by pulling RESET low. The RESET pin contains an internal Schmitt trigger as part of its input to improve noise immunity. See section **3.4 RESETS**.

#### 1.3.5 PA0-PA7

These eight I/O lines comprise port A. The state of any pin is software programmable and all port A lines are configured as input during power-on or reset. See section **4.4 INPUT/OUTPUT PROGRAMMING**.

#### 1.3.6 PB0-PB7

These eight I/O lines comprise Port B. The state of any pin is software programmable and all port B lines are configured as input during power-on or reset. See **Section 4.4 INPUT/OUTPUT PROGRAMMING**.

#### 1.3.7 PC0-PC3

These four I/O lines comprise port C. The state of any pin is software programmable and all port C lines are configured as input during power-on or reset. See section **4.4 INPUT/OUTPUT PROGRAMMING**.

#### 1.3.8 XFC

This pin provides a means for connecting an external filter capacitor to the synthesizer phase-locked loop filter. See section **6.2 PHASE-LOCKED LOOP SYNTHESIZER** for additional information concerning this capacitor

## 1.3.9 V<sub>DDSYN</sub>

This pin provides a separate power connection to the PLL synthesizer which should be at the same potential as  $V_{DD}$ .

NOTE: Any unused inputs and I/O ports should be tied to an appropriate logic level (either  $V_{DD}$  or  $V_{SS}$ ). Although the I/O ports of the MC68HC705E1 do not require termination, it is recommended to reduce the possibility of static damage.

Chapter 1: Introduction MOTOROLA Page 5

## **SECTION 2**

# **OPERATING MODES**

The MCU has two modes of operation: Single-Chip Mode and Bootloader Mode. **Table 2-1: Operating Mode Conditions** shows the conditions required to go into each mode.

**Table 2-1: Operating Mode Conditions** 

RESET	ĪRQ/V <sub>PP</sub>	PB1	MODE
	V <sub>SS</sub> -V <sub>DD</sub>	V <sub>SS</sub> -V <sub>DD</sub>	Single-chip
	V <sub>PP</sub>	V <sub>DD</sub>	Bootloader

## 2.1 SINGLE-CHIP MODE

In Single-Chip Mode, there are two 8-bit I/O ports and one 4-bit I/O port. This mode allows the MCU to function as a self-contained microcontroller, with maximum use of the pins for on-chip peripheral functions. All address and data activity occurs within the MCU. Single-Chip Mode is entered on the rising edge of  $\overline{\text{RESET}}$  if the  $\overline{\text{IRQ}}/\text{V}_{PP}$  pin is within normal operating range.




Figure 2-1: Single-Chip Mode Pinout

## 2.2 BOOTLOADER MODE

Bootloader Mode is entered upon the rising edge of  $\overline{RESET}$  if the  $\overline{IRQ}/V_{PP}$  pin is at  $V_{PP}$  and the PB1 pin is at logic one. The Bootloader code resides where the ROM is from \$1F01 to \$1FEF. This program handles copying of user code from an external EPROM into the on-chip EPROM. The bootload function does not have to be done from an

external EPROM, but it may be done from a host. **Figure 2-2: Programmer Interface to Host** shows the timing required to interface the MC68HC705E1 being programmed to a host. The bootloader performs one programming pass at t<sub>EPGM</sub> per byte, then it does a verify pass.

The user code must be a one-to-one correspondence with the internal EPROM addresses.

NOTE: The designer **MUST** disable the COP hardware in bootloader mode.


## 2.2.1 BOOTLOADER FUNCTIONS

Three pins, PB0, PB3, and PB4, are used to select various bootloader functions. PB0 is normally a SYNC pin, which is used to synchronize the MCU to an off-chip source driving EPROM data into the MCU. If an external EPROM is used, this pin must be connected to  $V_{SS}$ . PB4 and PB3 are used to select a programming mode. Two other pins, PC2 and PC3, are used to drive the PROG LED and the VERF LED respectively. The programming modes are shown in **Table 2-2: Bootloader Functions**.

Table 2-2: Bootloader Functions

PB0	PB4	PB3	MODE
SYNC	1	1	PROGRAM/VERIFY
SYNC	1	0	VERIFY ONLY
SYNC	0	0	DUMP EPROM

The bootloader uses an external 12-bit counter to address the memory device containing the code to be copied. This counter requires a clock and a reset function. The 12-bit counter can address up to 4K bytes of memory which means that a port pin has to be used to address the extra memory space.






Figure 2-2: Programmer Interface to Host




Figure 2-3: Bootloader Flowchart





Figure 2-4: Programming Circuit

### 2.2.2 EPROM REGISTERS

## 2.2.2.1 PROGRAMMING REGISTER (PROG) \$1C

This register is used to program the EPROM array. To program a byte of EPROM, set LATCH, then write data to the desired address, then set EPGM for t<sub>EPGM</sub>.



<sup>\*</sup> RESERVED

Figure 2-5: Programming Register

LATCH - EPROM Latch Control

READ: Any time WRITE: Any time

- 0 EPROM address and data bus configured for normal reads.
- 1 EPROM address and data bus configured for programming. Causes address and data bus to be latched when a write to EPROM is done. EPROM cannot be read if LATCH = 1.

**EPGM - EPROM Program Control** 

READ: Any time

WRITE: Cleared any time, Set only if LATCH=1

- 0 Programming power switched off the EPROM array.
- 1 Programming power switched on to the EPROM array. If LATCH=0, then EPGM is automatically cleared. EPGM can not be set if LATCH is not set. LATCH and EPGM can not both be set on the same write.

## 2.2.2.2 MASK OPTION REGISTER (MOR) \$1F00

This register is latched upon RESET. It is an EPROM byte located at \$1F00 and holds the four option bits for the CPI rate, interrupt sensitivity, and COP enable/disable.



Figure 2-6: Mask Option Register

## MC68HC705E1 Specification Rev. 2.0

## CPI1, CPI0 - CPI Rate bits

READ: Any time.

WRITE: Writing has no effect. It has to be programmed.

0:X 1 second CPI rate

1:0 0.5 second CPI rate

1:1 0.25 second CPI rate

## IRQ - Interrupt Request option

READ: Any time.

WRITE: Writing has no effect. It has to be programmed.

0 - (erased state) The  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin is Edge sensitive.

1 - The IRQ pin is Edge-and-Level sensitive.

## COP - COP enable/disable

READ: Any time.

WRITE: Writing has no effect. It has to be programmed.

0 - (erased state) The COP is disabled.

1 - The COP is enabled.

**SECTION 3** 


**CPU CORE** 

## 3.1 REGISTERS

The MCU contains the registers described in the following paragraphs.


## 3.1.1 ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



## 3.1.2 INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing value to create an effective address. The index register may also be used as a temporary storage area.



## 3.1.3 CONDITION CODE REGISTER (CCR)

The CCR is a 5-bit register in which the H, N, Z, and C bits are used to indicate the results of the instruction just executed, and the I bit is used to enable interrupts. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.

## 3.1.3.1 Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

## 3.1.3.2 Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the I bit is cleared.

## 3.1.3.3 **Negative (N)**

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative.

## 3.1.3.4 Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

## 3.1.3.5 **Carry/Borrow (C)**

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions and during shifts and rotates.

## 3.1.4 STACK POINTER (SP)

The stack pointer contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.


When accessing memory, the 7 most significant bits are permanently set to 0000011. These 7 bits are appended to the six least significant register bits to produce and address within the range of \$00FF to \$00C0. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

12					7		(	<u>C</u>
0	0	0	0	0	1	1	SP	

## 3.1.5 PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next byte to be fetched.

NOTE: The HC05 CPU core is capable of addressing 16-bit locations. For this implementation, however, the addressing registers are limited to an 8K byte memory map.



## 3.2 INSTRUCTION SET

The MCU has a set of 62 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. For more information on the instruction set, refer to the M6805 HMOS/M146805 CMOS Family User's Manual (M6805UM/AD3) or the MC68HC05C4/C8 Technical Data (MC68HC05C4/D).

## 3.2.1 REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	СМР
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR
Multiply	MUL

Chapter 3: CPU Core MOTOROLA
Page 15

## 3.2.2 READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Do not use these read-modify-write instructions on write-only locations. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	COM
Negate (Twos Complement)	NEG
Rotate Left Through Carry	ROL
Rotate Right Through Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

Chapter 3: CPU Core

## 3.2.3 BRANCH INSTRUCTIONS

This set of instruction branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are 2-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	вні
Branch if Lower or Same	BLS
Branch if Carry Clear	всс
Branch if Higher or Same	BHS
Branch if Carry Set	BCS
Branch if Lower	BLO
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

Chapter 3: CPU Core MOTOROLA Page 17

### 3.2.4 BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any writable bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. These instructions are also read-modify-write instructions. Do not bit manipulate write-only locations. Refer to the following list for bit manipulation instructions.

Function	Mnemonic	
Branch if Bit n is Set	BRSET n (n = 07)	
Branch if bit n is Clear	BRCLR n (n = 07)	
Set Bit n	BSET n (n = 07)	
Clear Bit n	BCLR n (n = 07)	

### 3.2.5 CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP
Stop	STOP
Wait	WAIT

## 3.3 ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions; the longest instructions (3 bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. One- or 2-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term effective address (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### 3.3.1 IMMEDIATE

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

## 3.3.2 **DIRECT**

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single 2-byte instruction.

#### 3.3.3 EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the 2 bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single 3-byte instruction. When using the Motorola assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

#### 3.3.4 RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed offset byte (which is the last byte of the instruction) is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -128 to +127 from the address of the next opcode. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

## 3.3.5 INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256

Chapter 3: CPU Core MOTOROLA
Page 19

memory locations. These instructions are only 1 byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

## 3.3.6 INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this 2-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510. \$1FE is the last location which can be accessed in this way.

## 3.3.7 INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the 2 unsigned bytes following the opcode. This address mode can be used in a manner similar to indexed, 8-bit offset except that this 3-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

#### 3.3.8 BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction.

#### 3.3.9 BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -128 to +127 from the address of the next opcode. The state of the tested bit is also transferred to the carry bit of the condition code register.

### **3.3.10 INHERENT**

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register and/or accumulator, as well as the control instructions with no other arguments, are included in this mode. These instructions are 1byte long.

Chapter 3: CPU Core

#### 3.4 RESETS

The MCU can be reset four ways: by the initial power-on reset function, by an active low input to the RESET pin, by a COP watchdog-timer reset, and by an illegal address fetch.

## 3.4.1 POWER-ON RESET (POR)

An internal reset is generated on power-up to allow the internal clock generator to stabilize. The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage. There is a 4064 internal processor clock cycle  $(t_{cyc})$  oscillator stabilization delay after the oscillator becomes active. If the  $\overline{RESET}$  pin is low at the end of this 4064 cycle delay, the MCU will remain in the reset condition until  $\overline{RESET}$  goes high.

## 3.4.2 RESET PIN

The MCU is reset when a logic zero is applied to the RESET input for a period of one and one-half machine cycles (t<sub>cyc</sub>). RESET is an input-only pin and will not indicate when an internal reset has occurred.

## 3.4.3 COMPUTER OPERATING PROPERLY (COP) RESET

The MCU contains a watchdog timer that automatically times out if not reset (cleared) within a specific time by a program reset sequence. If the COP watchdog timer is allowed to time-out, an internal reset is generated to reset the MCU. Because the internal reset signal is used, the MCU comes out of a COP reset in the same operating mode it was in when the COP time-out was generated.

The COP reset function is enabled or disabled by an MOR option.

Refer to section **6.1.2 COMPUTER OPERATING PROPERLY (COP) WATCHDOG RESET** for more information on the COP Watchdog timer.

#### 3.4.4 ILLEGAL ADDRESS RESET

When an opcode fetch occurs from an address which is not implemented in the RAM (\$0090 - \$01FF) or ROM (\$0F00-\$1FFF), the part is automatically reset.

## 3.5 INTERRUPTS

The MCU can be interrupted four different ways: the three maskable hardware interrupts (IRQ, timer, and CPI) and the nonmaskable software interrupt instruction (SWI).

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete.

Chapter 3: CPU Core MOTOROLA
Page 21

NOTE: The current instruction is the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts. If interrupts are not masked (CCR I bit clear) and the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state.

Register	Flag Name	Interrupts	CPU Interrupt	Vector Address
N/A	N/A	Reset	RESET	\$1FFE-\$1FFF
N/A	N/A	Software	SWI	\$1FFC-\$1FFD
N/A	N/A	External Interrupt	IRQ	\$1FFA-\$1FFB
TCSR	TOF	Timer Overflow	TIMER	\$1FF8-\$1FF9
	RTIF	Real Time Interrupt	TIMER	\$1FF8-\$1FF9
CPICSR	CPIF	Custom Periodic Interrupt	CPI	\$1FF6-\$1FF7

Table 3-1: Vector Address for Interrupts and Reset

## 3.5.1 HARDWARE CONTROLLED INTERRUPT SEQUENCE

The following three functions (RESET, STOP, and WAIT) are not in the strictest sense an interrupt; however, they are acted upon in a similar manner. See **Figure 3-1: Interrupt Processing Flowchart** and **Figure 3-2: STOP/WAIT Flowcharts**. A discussion is provided below.

- 1. RESET A low input on the RESET input pin causes the program to vector to its starting address which is specified by the contents of memory locations \$1FFE and \$1FFF. The I bit in the condition code register is also set. Much of the MCU is configured to a known state during this type of reset as previously described in section **3.4 RESETS**.
- 2. STOP The STOP instruction causes the oscillator to be turned off and the processor to "sleep" until an external interrupt (IRQ) or reset occurs.
- 3. WAIT The WAIT instruction causes all processor clocks to stop, but leaves the timer clock running. This "rest" state of the processor can be cleared by reset, an external interrupt (IRQ), or Timer interrupt. There are no special wait vectors for these individual interrupts.

## 3.5.2 SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction and a non-maskable interrupt: it is executed regardless of the state of the I bit in the CCR. If the I bit is zero (interrupts enabled), SWI executes after interrupts which were pending when the SWI was fetched, but before interrupts generated after the SWI was fetched. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.

Chapter 3: CPU Core




Figure 3-1: Interrupt Processing Flowchart

#### 3.5.3 EXTERNAL INTERRUPT

If the interrupt mask bit (I bit) of the CCR is set, all maskable interrupts (internal and external) are disabled. Clearing the I bit enables interrupts. The interrupt request is latched immediately following the falling edge of  $\overline{IRQ}$ . It is then synchronized internally and serviced by the interrupt service routine located at the address specified by the contents of \$1FFA and \$1FFB.

Either a level-sensitive and edge-sensitive trigger, or an edge-sensitive-only trigger can be selected by programming the mask option register.

NOTE: The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse could be latched and serviced as soon as the I bit is cleared.




Figure 3-2: STOP/WAIT Flowcharts

#### 3.5.4 TIMER INTERRUPT

There are two different timer interrupt flags that cause a timer interrupt whenever they are set and enabled. The interrupt flags and enable bits are located in the Timer Control and Status Register (TCSR). Either of these interrupts will vector to the same interrupt service routine, located at the address specified by the contents of memory location \$1FF8 and \$1FF9. See section 6.1.1 TIMER CONTROL AND STATUS REGISTER (TCSR) \$08.

## 3.5.5 CUSTOM PERIODIC INTERRUPT (CPI)

The CPI flag and enable bits are located in the CPI Control and Status Register (CPICSR). A CPI interrupt will vector to the interrupt service routine located at the address specified by the contents of memory location \$1FF6 and \$1FF7. See section **6.3 CUSTOM PERIODIC INTERRUPT**.

Chapter 3: CPU Core MOTOROLA
Page 25

## 3.6 LOW-POWER MODES

#### 3.6.1 STOP

The STOP instruction places the MCU in its lowest power consumption mode. In STOP mode, the internal oscillator is turned off, halting all internal processing including timer (and COP Watchdog timer) operation.

During the STOP mode, the I bit in the CCR is cleared to enable external interrupts. All other registers, including the bits in the TCSR and memory, remain unaltered. All input/output lines remain unchanged. The processor can be brought out of the STOP mode only by an external interrupt or RESET.

The STOP instruction is always enabled. See section **6.4 OPERATION DURING STOP MODE**.

NOTE: On the MC68HC05E1, the STOP instruction is enabled or disabled by a mask option.

#### 3.6.2 WAIT

The WAIT instruction places the MCU in a low-power consumption mode, but the WAIT mode consumes more power than the STOP mode. All CPU action is suspended, but the timer remains active. An interrupt from the timer can cause the MCU to exit the WAIT mode.

During the WAIT mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer may be enabled to allow a periodic exit from the WAIT mode. See section **6.5 OPERATION DURING WAIT MODE**.

### 3.6.3 DATA-RETENTION MODE

The contents of RAM and CPU registers are retained at supply voltages as low as 2.0 Vdc. This is called the data retention mode where the data is held, but the device is not guaranteed to operate. RESET must be held low during data-retention mode.

Chapter 3: CPU Core

# **SECTION 4**

# **INPUT/OUTPUT PORTS**

In single-chip mode, there are 20 lines arranged as two 8-bit I/O ports and one 4-bit I/O port. These ports are programmable as either inputs or outputs under software control of the data direction registers.

To avoid a glitch on the output pins, write data to the I/O Port Data Register before writing a 1 to the corresponding data direction register.

#### 4.1 **PORT A**

Port A is an 8-bit bidirectional port which does not share any of its pins with other subsystems. The port A data register is at \$0000 and the data direction register (DDR) is at \$0004. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port bit to output mode.

#### 4.2 **PORT B**

Port B is an 8-bit bidirectional port which does not share any of its pins with other subsystems. The port B data register is at address \$0001, and the data direction register (DDR) is at address \$0005. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port bit to output mode.

#### 4.3 **PORT C**

Port C is a 4-bit bidirectional port which does not share any of its pins with other subsystems. The port C data register is at address \$0002, and the data direction register (DDR) is at address \$0006. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a one to a DDR bit sets the corresponding port bit to output mode.

#### 4.4 INPUT/OUTPUT PROGRAMMING

Ports A, B, and C may be programmed as an input or an output under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each port has an associated DDR. Any port A, port B, or port C pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic zero.

At power-on or reset, all DDRs are cleared, which configures all port A, B, and C pins as inputs. The data direction registers are capable of being written to or read by the processor. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin. See **Table 4-1: I/O Pin Functions** and **Figure 4-1: Port I/O Circuitry**.

Chapter 4: Input/Output Ports MOTOROLA
Page 27

Table 4-1: I/O Pin Functions

R/W*	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output of the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

 $R/\overline{W}$  is an internal signal.




Figure 4-1: Port I/O Circuitry

SECTION 5 MEMORY

The MC68HC705E1 has an 8K byte memory map consisting of user EPROM, user RAM, Bootloader ROM, Control Registers, and I/O. See **Figure 5-1: Memory Map** and **Figure 5-2: I/O Registers**.




Figure 5-1: Memory Map

	D.	ATA						
ADDRESS \$0000 TO \$001F	7	6	5	4	3	2	1	0
\$00 PORT A DATA								
\$01 PORT B DATA								
\$02 PORT C DATA	0	0	0	0				
\$03 UNUSED	_	_	_	_	_	_	_	_
\$04 PORT A DDR								
\$05 PORT B DDR								
\$06 PORT C DDR								
\$07 PLL CONTROL REG	0	BCS	AUTO	BWC	PLLON	VCOTST	PS1	PS0
\$08 TIMER CONTROL & STATUS REG	TOF	RTIF	TOFE	RTIE	0	0	RT1	RT0
\$09 TIMER COUNTER REG								
\$0A UNUSED	_	_	_	_	_	_	_	_
\$0B UNUSED	_	_	_	_	_	_	_	_
\$0C UNUSED	_	_	_	_	_	_	_	_
\$0D UNUSED	_	_	_	_	_	_		_
\$0E UNUSED	_	_	_	_	_	_		_
\$0F UNUSED	_	_	_	_	_	_		_
\$10 UNUSED	_	_	_	_	_	_		_
\$11 UNUSED	_	_	_	_	_	_		_
\$12 CPI CONTROL & STATUS REG	_	CPIF	_	CPIE	_	_		_
\$13 UNUSED	_	_	_	_	_	_		_
\$14 UNUSED	_	_	_	_	_	_	_	_
\$15 UNUSED	_	_	_	_	_	_	_	_
\$16 UNUSED	_	_	_	_	_	_	_	_
\$17 UNUSED	_	_	_	_	_	_	_	_
\$18 UNUSED	_	_	_	_	_	_	_	_
\$19 UNUSED	_	_	_	_	_	_	_	_
\$1A UNUSED	_	_	_	_	_	_		_
\$1B UNUSED	_	_	_	_	_	_		_
\$1C EPROM PROGRAMMING REG	_	_	_	_	_	LATCH	0	EPGM
\$1D UNUSED	_	_	_	_	_	_		_
\$1E UNUSED	_	_	_	_	_	_		_
\$1F RESERVED	_	_	_	_	_	_	_	_

Figure 5-2: I/O Registers

#### 5.1 EPROM

The user EPROM consists of 4097 bytes of EPROM from \$0F00 to \$1F00 including the MOR byte and 16 bytes of user vectors from \$1FF0 to \$1FFF. The Bootloader ROM and vectors are located from \$1F01 to \$1FEF. The EPROM is arranged in a single array with one set of row drivers. The MOR byte is decoded on the same row as the vectors because there are 32 available locations for each bit on this row. The vectors occupy the upper 16 locations and the MOR occupies one of the lower 16 locations.

#### 5.1.1 EPROM ERASING

MC68HC705E1 devices are erased by the exposure of a high-intensity ultraviolet (UV) light with a wavelength of 2537 angstroms. The recommended dose (UV intensity x exposure time) is 15 Ws/cm<sup>2</sup> for half an hour. UV lamps should be without shortwave filters, and the EPROM device positioned about 1 inch from the UV lamp. A blank EPROM byte is \$00.

#### 5.1.2 EPROM/OTPROM PROGRAMMING SEQUENCE

The bootloader goes through a complete write cycle of the EPROM. Each byte requires a delay of t<sub>EPGM</sub> to program. This is followed by a verify cycle which hangs if an error is found.

A sample routine to program a byte of EPROM is shown in the following code example.

NOTE: To avoid damage to the MCU,  $V_{DD}$  must be applied to the MCU before  $V_{PP}$ .

Chapter 5: Memory MOTOROLA
Page 31

001c 0055 0F00	PPROG DATA EPROM	EQU EQU EQU	\$1C \$55 \$F00	PROGRAMMING REGISTER  VALID EPROM ADDRESS
0000	EPGM	EQU	\$0	ENABLE PROGRAMMING BIT
00d0		ORG	\$D0	
00d0 a6 02		LDA	#\$02	SET LATCH BIT IN PPROG REG.
00d2b71c		STA	PPROG	
00d4 a6 55		LDA	#DATA	GET BYTE TO BE PROGRAMMED
00d6c7 0F 0	C	STA	EPROM	WRITE IT TO AN EPROM LOCATION
00d9101c		BSET	EPGM, PPROG	TURN ON PROG. VOLTAGE
00db ad 03		BSR	DELAY	WAIT 4 MSECS.
00dd 3f 1c		CLR	PPROG	CLEAR LATCH AND EPGM
00df 81		RTS		
00e0	DELAY	EQU	*	
	*	WAIT 4	MSEC.	
00e0 81		RTS		

# 5.2 ROM

The Bootloader ROM is located from \$1F01 to \$1FEF.

#### 5.3 **RAM**

The user RAM consists of 368 bytes from location \$0090 to \$01FF including the stack area. The stack begins at address \$00FF. The stack pointer can access 64 bytes of RAM from \$00FF to \$00C0.

NOTE: Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

# **SECTION 6**

# TIMER, PHASE-LOCKED LOOP, AND CUSTOM PERIODIC INTERRUPT

#### 6.1 TIMER

The Timer for this device is a 15-stage multi-functional ripple counter. The features include Timer Over Flow (TOF), Power-On Reset (POR), Real Time Interrupt (RTI), and Computer Operating Properly (COP) Watchdog Timer.




Figure 6-1: Timer Block Diagram

Chapter 6: Timer and PLL

As shown in **Figure 6-1: Timer Block Diagram**, the Timer is driven by the output of the clock select circuit (as determined by the value of BCS in the PLLCR) then a fixed divide by four prescaler. This signal drives an 8-bit ripple counter. The value of this 8-bit ripple counter can be read by the CPU at any time by accessing the Timer Counter Register (TCR) at address \$09. A timer overflow function is implemented on the last stage of this counter, giving a possible interrupt at the rate of  $f_{op}/1024$ . Two additional stages produce the POR function at  $f_{op}/4064$ . This circuit is followed by two more stages, with the resulting clock ( $f_{op}/16384$ ) driving the Real Time Interrupt circuit. The RTI circuit consists of three divider stages with a 1 of 4 selector. The output of the RTI circuit is further divided by 8 to drive the mask optional COP Watchdog Timer circuit. The RTI rate selector bits, and the RTI and TOF enable bits and flags are located in the Timer Control and Status Register at location \$08.

### 6.1.1 TIMER CONTROL AND STATUS REGISTER (TCSR) \$08

The TCSR contains the timer interrupt flag, the timer interrupt enable bits, and the real time interrupt rate select bits. **Figure 6-2: Timer Control and Status Register (TCSR)** shows the value of each bit in the TCSR when coming out of reset.




Figure 6-2: Timer Control and Status Register (TCSR)

#### 6.1.1.1 TOF - Timer Overflow

TOF is a clearable, read-only status bit and is set when the 8-bit ripple counter rolls over from \$FF to \$00. A CPU interrupt request will be generated if TOFE is set. Clearing the TOF is done by writing a 0 to it. Writing a 1 to TOF has no effect on the bit's value. Reset clears TOF.

#### 6.1.1.2 RTIF - Real Time Interrupt Flag

The Real Time Interrupt circuit consists of a three stage divider and a 1 of 4 selector. The clock frequency that drives the RTI circuit is  $f_{op}/2^{13}$  (or  $f_{op}/8192$ ) with three additional divider stages giving a maximum interrupt period of 4 seconds at a crystal frequency of 32.768 kHz. RTIF is a clearable, read-only status bit and is set when the output of the chosen (1 of 4 selection) stage goes active. A CPU interrupt request will be generated if RTIE is set. Clearing the RTIF is done by writing a 0 to it. Writing a 1 to RTIF has no effect on this bit. Reset clears RTIF.

#### 6.1.1.3 TOFE - Timer Overflow Enable

When this bit is set, a CPU interrupt request is generated when the TOF bit is set. Reset clears this bit.

#### 6.1.1.4 RTIE - Real Time Interrupt Enable

When this bit is set, a CPU interrupt request is generated when the RTIF bit is set. Reset clears this bit.

## 6.1.1.5 RT1:RT0 - Real Time Interrupt Rate Select

These 2 bits select one of four taps from the Real Time Interrupt circuit. **Table 6-1: RTI Rates** shows the available interrupt rates with several f<sub>op</sub> values. Reset sets these RT0 and RT1 rates, selecting the lowest periodic rate and therefore the maximum time in which to alter these bits if necessary. Care should be taken when altering RT0 and RT1 if the timeout period is imminent or uncertain. If the selected tap is modified during a cycle in which the counter is switching, an RTIF could be missed or an additional RTIF could be generated. To avoid problems, the COP should be cleared before changing RTI taps.

	RTI RATES AT f <sub>op</sub> FREQUENCY SPECIFIED						
RT1:RT0	16.384 kHz	524 kHz	1.049 MHz	2.097 MHz	4.194 MHz	f <sub>op</sub>	
00	1 s	31.3 ms	15.6 ms	7.8 ms	3.9 ms	2 <sup>14</sup> ÷ f <sub>op</sub>	
01	2 s	62.5 ms	31.3 ms	15.6 ms	7.8 ms	2 <sup>15</sup> ÷ f <sub>op</sub>	
10	4 s	125 ms	62.5 ms	31.3 ms	15.6 ms	2 <sup>16</sup> ÷ f <sub>op</sub>	
11	8 s	250 ms	125.1 ms	62.5 ms	31.3 ms	2 <sup>17</sup> ÷ f <sub>op</sub>	

Table 6-1: RTI Rates

NOTE:

In rare instances, clearing any of the timer control and status register (TCSR) flag or enable bits could result in vectoring to the reset vector rather than the timer interrupt vector if the correct precautions are not followed. Do not clear any of the timer flags or enable bits (i.e., TOF, TOFE, RTI, and RTIF) with bit manipulation instructions. Example:

CLEARING	TIMER OVER	RFLOW FLAG (TOF) BIT
SEI		SEI NOT REQUIRED IF USED WITHIN
		TIMER INTERRUPT ROUTINE.
LDA	#\$73	
AND	\$TCSR	
OR	#\$40	MASK RTIF BIT
STA	\$TCSR	
CLI		DO NOT USE CLI IF THIS CODE
		SEGMENT IS USED WITHIN TIMER
		INTERRUPT ROUTINE

CLEARING TIMER OVERFLOW ENABLE (TOFE) BIT
SEI
LDA #\$D3

AND	\$TCSR	
OR	#\$C0	MASK RTIF & TOF
STA	\$TCSR	
CLI		DO NOT USE CLI IS THIS CODE
		SEGMENT IF USED WITHIN TIMER
		INTERRUPT ROUTINE

# 6.1.2 COMPUTER OPERATING PROPERLY (COP) WATCHDOG RESET

The COP watchdog timer function is implemented on this device by using the output of the RTI circuit and further dividing it by 8. The minimum COP reset rates are listed in **Table 6-2: Minimum COP Reset Times**. If the COP circuit times out, an internal reset is generated and the normal reset vector is fetched. Preventing a COP time-out is done by writing a 0 to bit 0 of address \$1FF0. When the COP is cleared, only the final divide by 8 stage (output of the RTI) is cleared. This function is selected by programming the mask option register.

MINIMUM COP RESET AT for FREQUENCY SPECIFIED: RT1:RT0 16.384 kHz 524 kHz 1.049 MHz 2.097 MHz 4.194 MHz fop 7 s 218.8 ms 54.7 ms 00 109.4 ms 27.3 ms 7 × (RTI RATE) 01 14 s 437.5 ms 218.8 ms 109.4 ms 54.7 ms  $7 \times (RTI RATE)$ 10 28 s 875.0 ms 437.5 ms 218.8 ms 109.4 ms 7 × (RTI RATE) 11 56 s 1.75 s 875.0 ms 437.5 ms 218.8 ms  $7 \times (RTI RATE)$ 

**Table 6-2: Minimum COP Reset Times** 

## 6.1.3 TIMER COUNTER REGISTER (TCR) \$09

The Timer Counter Register is a read-only register which contains the current value of the 8-bit ripple counter at the beginning of the timer chain. This counter is clocked at  $f_{op}$  divided by 4 and can be used for various functions including a software input capture. Extended time periods can be attained using the TOF function to increment a temporary RAM storage location thereby simulating a 16-bit (or more) counter.



Figure 6-3: Timer Counter Register

The power-on cycle clears the entire counter chain and begins clocking the counter. After 4064 cycles, the power-on reset circuit is released which again clears the counter chain and allows the device to come out of reset. At this point, if RESET is not asserted, the timer will start counting up from zero and normal device operation will begin. When RESET is asserted anytime during operation (other than POR), the counter chain will be cleared.

### 6.2 PHASE-LOCKED LOOP SYNTHESIZER

The phase-locked loop (PLL) consists of a variable bandwidth loop filter, a voltage controlled oscillator (VCO), a feedback frequency divider, and a digital phase detector. The PLL requires an external loop filter capacitor (typically 0.1 uf) connected between XFC and  $V_{\rm DDSYN}$ . This capacitor should be located as close to the chip as possible to minimize noise.  $V_{\rm DDSYN}$  is the supply source for the PLL and should be bypassed to minimize noise. The  $V_{\rm DDSYN}$  by-pass cap should be as close as possible to the chip.




Figure 6-4: PLL Circuit

The phase detector compares the frequency and phase of the feedback frequency ( $t_{FB}$ ) and the crystal oscillator reference frequency ( $t_{REF}$ ) and generates the output, PCOMP, as shown in **Figure 6-4: PLL Circuit**. The output wave-form is then integrated and amplified. The resultant dc voltage is applied to the voltage controlled oscillator. The output of the VCO is divided by a variable frequency divider of 256, 128, 64, or 32 to provide the feedback frequency for the phase detector.

To change PLL frequencies, perform the following steps:

- 1. Clear BCS to enable the low frequency bus rate.
- 2. Clear PLLON to disable the PLL and select manual high bandwidth.
- 3. Select the speed using PS1 and PS0.
- 4. Set PLLON to enable the PLL.
- 5. Wait a time of 90% t<sub>PLLS</sub> for the PLL frequency to stabilize and select manual low bandwidth. wait another 10% t<sub>PLLS</sub>
- 6. Set BCS to switch to the high frequency bus rate.

Chapter 6: Timer and PLL MOTOROLA
Page 37

The user should not switch among the high speeds with the BCS bit set. Following the preceding procedure will prevent possible bursts of high frequency operation during the re-configuration of the PLL.

The PLL loop filter has two bandwidths which are automatically selected by the PLL if AUTO=1. Whenever the PLL is first enabled, the wide bandwidth mode is used. This enables the PLL frequency to ramp up quickly. When the output frequency is near the desired frequency, the filter is switched to the narrow bandwidth mode to make the final frequency more stable.

NOTE: The use of automatic bandwidth is not recommended at this time.

Manual bandwidth control can be done by clearing AUTO in the PLLCR and setting the appropriate value for BWC.

## 6.2.1 PHASE-LOCKED LOOP CONTROL REGISTER (PLLCR) \$07

This read/write register contains the control bits select the PLL frequency and enable/disable the synthesizer.




Figure 6-5: Phase-Locked Loop Control Register

#### 6.2.1.1 BCS - Bus Clock Select

When this bit is set, the output of the PLL is used to generate the internal processor clock. When clear, the internal bus clock is driven by the crystal (OSC1+2). Once BCS has been changed, it may take up to 1.5 OSC1 cycles + 1.5 PLLOUT cycles to make the transition. During the transition, the clock select output will be held low and all CPU and timer activity will cease until the transition is complete. Before setting BCS, allow at least a time of  $t_{PLLS}$  after PLLON is set. Reset clears this bit.

#### 6.2.1.2 AUTO

When set, this bit selects the automatic bandwidth circuitry in the Phase detect block. When clear, manual bandwidth control is selected. Reset sets this bit.

NOTE: The use of automatic bandwidth is not recommended at this time.

#### 6.2.1.3 BWC - Bandwidth Control

This bit selects high bandwidth control when set and low bandwidth control when clear. The low bandwidth driver is always enabled, so this bit determines whether the high bandwidth driver is on or off. Bandwidth control is under manual control only when the

AUTO bit is clear. When the AUTO bit is set, BWC acts as a read-only status bit to indicate which mode has been selected by the internal circuit. On PLL start-up in automatic mode (AUTO=1), the high bandwidth driver is enabled (BWC=1) by internal circuitry until the PLL has locked onto the specified frequency. The high bandwidth driver is then disabled and BWC is cleared by internal circuitry. Reset clears this bit. Refer to **Table 6-3: Loop Filter Bandwidth Control**.

Table 6-3: Loop Filter Bandwidth Control

AUTO	BWC	VCOTST	HIGH BANDWIDTH	LOW BANDWIDTH
0	0	0	OFF	OFF
0	0	1	OFF	ON
0	1	0	ON	OFF
0	1	1	ON	ON
1	Х	1	AUTO	ON

#### 6.2.1.4 PLLON - PLL On

This bit activates the synthesizer circuit without connecting it to the control circuit. This allows the synthesizer to stabilize before it can drive the CPU clocks. When this bit is cleared, the PLL is shut off. Reset sets this bit.

NOTE: PLLON should not be cleared while using the PLL to drive the internal processor clock, (i.e. when BCS is high). If the internal processor clock is driven by the PLL, clearing the PLLON bit would cause the internal processor clock to stop. Exercise caution when using these bits.

#### 6.2.1.5 VCOTST - VCO Test

This bit is for factory use; however, the bit must be properly configured to a '0' or a '1' for bandwidth control. Refer to **Table 6-3: Loop Filter Bandwidth Control**.

# 6.2.1.6 PS1:PS0 - PLL Synthesizer Speed Select

These 2 bits select one of four taps from the PLL to drive the CPU clocks. These bits are used in conjunction with PLLON and BCS bits in the PLL Control Register and should not be written if BCS in the PLLCR is at a logic high. Reset clears PS1 and sets PS0, choosing a bus clock frequency of 1.049 MHz.

Table 6-4: PS1 and PS0 Speed Selects with 32.768 kHz Crystal

PS1: PS0	CPU BUS CLOCK FREQUENCY (fop)				
0 0	524 kHz				
0 1	1.049 MHz	Reset condition			
1 0	2.097 MHz	See Note below			
1 1	4.194 MHz	See Note below			

Chapter 6: Timer and PLL MOTOROLA
Page 39

NOTE:

For the MC68HC705E1, the 4.194 MHz bus clock frequency should never be selected, and the 2.097 MHz bus clock frequency should not be selected when running the part below  $V_{\rm DD} = 4.5 V$ .

#### 6.2.2 OPERATION DURING STOP MODE

The PLL is switched to low frequency bus rate and is temporarily turned off when STOP is executed. Coming out of STOP mode with an external IRQ, the PLL is turned on with the same configuration it had before going into STOP with the exception of BCS, which is reset. Otherwise, the PLL control register is in the reset condition.

#### 6.2.3 NOISE IMMUNITY

The MCU should be insulated as much as possible from noise in the system. The following steps are recommended to help prevent problems due to noise injection.

- 1. The application environment should be designed so that the MCU is not near signal traces which switch often, such as a clock signal.
- 2. The oscillator circuit for the MCU should be placed as close as possible to the OSC1 and OSC2 pins on the MCU.
- 3. All power pins should be filtered (to minimize noise on these signals) by using bypass capacitors placed as close as possible to the MCU.

See the Application Note *Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers* (AN1050/D), available through the Motorola Literature Distribution Center.

#### 6.3 CUSTOM PERIODIC INTERRUPT

The custom periodic interrupt (CPI) is MOR programmable to a 0.25 second, 0.5 second, or 1 second interrupt. The interrupt is generated from the 32 kHz OSC1 input by a 15-bit counter. This interrupt is under the control of the Custom Periodic Interrupt Control and Status Register located at \$12.

# 6.3.1 CPI CONTROL / STATUS REGISTER (CPICSR) \$12

The CPICSR contains the CPI flag and enable bits. Figure 6-6: Custom Periodic Interrupt Control and Status Register (CPICSR) shows the location of these bits and their values after reset.




Figure 6-6: Custom Periodic Interrupt Control and Status Register (CPICSR)

#### 6.3.1.1 CPIF - Custom Periodic Interrupt Flag

CPIF is a clearable, read-only status bit and is set when the 15-bit counter changes from \$7FFF to \$0000. A CPU interrupt request will be generated if CPIE is set. Clearing the CPIF is done by writing a 0 to it. Writing a 1 to CPIF has no effect on the bit's value. Reset clears CPIF.

## 6.3.1.2 CPIE - Custom Periodic Interrupt Enable

When this bit is cleared, the counter is cleared and CPI interrupts are disabled. When this bit is set, the counter starts from \$0000 and a CPU interrupt request is generated when the CPIF bit is set. Reset clears this bit.

## 6.4 OPERATION DURING STOP MODE

The timer system is cleared and the CPI counter is halted when going into STOP mode. When STOP is exited by an external interrupt or an external RESET, the internal oscillator will resume, followed by a 4064 internal processor oscillator stabilization delay. The timer system counter is then cleared and operation resumes. The CPI will continue counting once the oscillator resumes and does not wait for the oscillator to stabilize.

#### 6.5 OPERATION DURING WAIT MODE

The CPU clock halts during the WAIT mode, but the timer and CPI remain active. If interrupts are enabled, a timer interrupt or custom periodic interrupt will cause the processor to exit the WAIT mode.

Chapter 6: Timer and PLL MOTOROLA
Page 41

# **SECTION 7**

# **ELECTRICAL SPECIFICATIONS**

#### 7.1 MAXIMUM RATINGS

(Voltages referenced to  $V_{SS}$ )

Rating	Symbol	Value	Unit
Supply Voltage	v <sub>DD</sub>	-0.3 to +7.0	V
Input Voltage	V <sub>in</sub>	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3	٧
Bootloader Mode (IRQ/V <sub>PP</sub> Pin Only)	Vin	V <sub>SS</sub> - 0.3 to 17.06 + 0.3	V
Current Drain Per Pin Excluding V <sub>DD</sub> and V <sub>SS</sub>	I	25	mA
Operating Temperature Range MC68HC705E1P (Standard)	TA	T <sub>L</sub> to T <sub>H</sub> 0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

## 7.2 THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic DIP SOIC	$\theta_{JA}$	60 60	°C/W

# 7.3 DC ELECTRICAL CHARACTERISTICS (5.0 Vdc)

(V<sub>DD</sub> = 5.0 Vdc  $\pm$ 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Output voltage $I_{Load} = 10.0 \ \mu\text{A}$ $I_{Load} = -10.0 \ \mu\text{A}$	V <sub>OL</sub> V <sub>OH</sub>	— V <sub>DD</sub> -0.1	_	0.1 —	V
Output High Voltage (I <sub>Load</sub> = -0.8 mA) PA0-PA7, PB0-PB7,PC0-PC3	V <sub>ОН</sub>	V <sub>DD</sub> -0.8	_	_	V
Output Low Voltage (I <sub>Load</sub> = 1.6 mA) PA0-PA7, PB0-PB7,PC0-PC3	V <sub>OL</sub>	_	_	0.40	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC3, IRQ, RESET, OSC1	V <sub>IH</sub>	0.7×V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC3, IRQ, RESET, OSC1	V <sub>IL</sub>	V <sub>SS</sub>	_	0.3×V <sub>DD</sub>	V
XFC Wide Bandwidth Source Sink	<sup>I</sup> он <sup>I</sup> oL	-20 20	-41 41	_ _	μΑ
XFC Narrow Bandwidth Source Sink	I <sub>OH</sub>	-1 1	-4 4		μΑ
Supply Current (see Notes) Run ( $f_{OSC}$ = 32.768 kHz, $f_{Op}$ = 16.384 kHz) Run ( $f_{OSC}$ = 4.2 MHz, $f_{Op}$ = 2.1 MHz) Wait ( $f_{OSC}$ = 32.768 kHz, $f_{Op}$ = 16.384 kHz) Wait ( $f_{OSC}$ = 4.2 MHz, $f_{Op}$ = 2.1 MHz) Stop (PLL off)	IDD	_ _ _	110 3.5 60 0.8	160 5.0 100 1.2	uA mA uA mA
$25^{\circ}$ C $0^{\circ}$ C to +70 $^{\circ}$ C (Extended)		_	2 —	50 180	μA μA
EPROM Programming Voltage @ 3.0mA I <sub>PP</sub> per byte	V <sub>PP</sub>	15.5	16.0	16.5	V
I/O Ports Hi-Z Leakage Current PB0-PB7, PC0-PC3, PA0-PA7	loz	_	_	10	μΑ
Input Current RESET, IRQ, OSC1	l <sub>in</sub>	_	_	1	μΑ
Capacitance Ports (as Input or Output) RESET, IRQ	C <sub>out</sub>		_ _	12 8	pF

#### NOTES:

- 1. Typical values at midpoint of voltage range, 25°C only.
- 2. Wait  ${\rm I}_{\rm DD}$ : Only timer and CPI systems active.
- 3. Run (Operating)  $I_{DD}$ , Wait  $I_{DD}$ : Measured using external square wave clock source, all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs,  $C_L = 20$  pF on OSC2.
- 4. Wait, Stop I $_{DD}$ : All ports configured as inputs, V $_{IL}$  = 0.2 V, V $_{IH}$  = V $_{DD}$ -0.2 V.
- 5. Stop  $I_{DD}$  measured with OSC1 =  $V_{SS}$ .
- 6. Standard temperature range is  $0^{\circ}$  to  $70^{\circ}$ C.
- 7. Wait  $I_{\mbox{\scriptsize DD}}$  is affected linearly by the OSC2 capacitance.

# 7.4 DC ELECTRICAL CHARACTERISTICS (3.3 Vdc)

(V<sub>DD</sub> = 3.3 Vdc  $\pm$ 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Output voltage $I_{Load} = 10.0 \ \mu A$ $I_{Load} = -10.0 \ \mu A$	V <sub>OL</sub> V <sub>OH</sub>	_ V <sub>DD</sub> -0.1		0.1 —	V V
Output High Voltage (I <sub>Load</sub> = -0.2 mA) PA0-PA7, PB0-PB7, PC0-PC3	V <sub>ОН</sub>	V <sub>DD</sub> -0.3	_	_	V
Output Low Voltage (I <sub>Load</sub> = 0.4 mA) PA0-PA7, PB0-PB7,PC0-PC3	V <sub>OL</sub>	_	_	0.3	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC3, IRQ, RESET, OSC1	V <sub>IH</sub>	0.7×V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC3, IRQ, RESET, OSC1	V <sub>IL</sub>	V <sub>SS</sub>	_	$0.3 \times V_{DD}$	V
XFC Wide Bandwidth Source Sink	<sup>I</sup> он <sup>I</sup> oL	-10 10	-21 21	_ _	μΑ
XFC Narrow Bandwidth Source Sink	I <sub>OH</sub>	-0.5 0.5	-2 2	_ _	μΑ
Supply Current (see Notes) $Run (f_{OSC} = 32.768 \text{ kHz}, f_{op} = 16.384 \text{ kHz})$ $Run (f_{OSC} = 2.1 \text{ MHz}, f_{op} = 1.0 \text{ MHz})$ $Wait (f_{OSC} = 32.768 \text{ kHz}, f_{op} = 16.384 \text{ kHz})$ $Wait (f_{OSC} = 2.1 \text{ MHz}, f_{op} = 1.0 \text{ MHz})$ $Stop (PLL off)$ $25^{\circ}C$ $0^{\circ}C \text{ to } +70^{\circ}C \text{ (Extended)}$	l <sub>DD</sub>	- - - -	60 2.0 30 0.4 1	90 3.0 50 0.6 30 120	uA mA uA mA μA μA
I/O Ports Hi-Z Leakage Current PB0-PB7,PC0-PC3, PA0-PA7	loz	_	_	10	μΑ
Input Current RESET, IRQ, OSC1	lin	_	_	1	μΑ
Capacitance Ports (as Input or Output) RESET, IRQ	C <sub>out</sub> C <sub>in</sub>		<u>-</u>	12 8	pF

#### NOTES:

- 1. Typical values at midpoint of voltage range, 25°C only.
- 2. Wait  $I_{\mbox{\scriptsize DD}}$ : Only timer and CPI systems active.
- 3. Run (Operating)  $I_{DD}$ , Wait  $I_{DD}$ : Measured using external square wave clock source, all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs,  $C_L = 20$  pF on OSC2.
- 4. Wait, Stop I $_{DD}$ : All ports configured as inputs,  $V_{IL}$  = 0.2 V,  $V_{IH}$  =  $V_{DD}$ -0.2 V.
- 5. Stop  $I_{DD}$  measured with OSC1 =  $V_{SS}$ .
- 6. Standard temperature range is  $0^{\circ}$  to  $70^{\circ}$ C.
- 7. Wait  $\rm I_{\mbox{\scriptsize DD}}$  is affected linearly by the OSC2 capacitance.

# 7.5 CONTROL TIMING (5.0 Vdc)

(V<sub>DD</sub> = 5.0 Vdc  $\pm$  10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	f <sub>osc</sub>	_ dc	32.768 2.1	kHz MHz
Internal Operating Frequency Crystal (f <sub>osc</sub> ÷ 2) External Clock (f <sub>osc</sub> ÷ 2)	f <sub>op</sub>	— dc	16.384 2.1	kHz MHz
Cycle Time	t <sub>cyc</sub>	480	_	ns
RESET Pulse Width	t <sub>RL</sub>	1.5	_	t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered) (see Figure 7-1)	t <sub>ILIH</sub>	125	_	ns
Interrupt Pulse Period (see Figure 7-1)	t <sub>ILIL</sub>	*	_	t <sub>cyc</sub>
OSC1 Pulse Width	t <sub>OH</sub> , t <sub>OL</sub>	90	_	ns
EPROM Programming Time	t <sub>EPGM</sub>	4		ms
PLL Startup Stabilization Time	t <sub>PLLS</sub>	100	_	ms

<sup>\*</sup> The minimum period T<sub>ILIL</sub> should not be less than the number of cycles it takes to execute the interrupt service routine plus 19 t<sub>cvc</sub>.




Figure 7-1: External Interrupt Mode Diagram

# 7.6 CONTROL TIMING (3.3 Vdc)

(V<sub>DD</sub> = 3.3 Vdc  $\pm$ 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation	fosc			
Crystal Option			32.768	kHz
External Clock Option		dc	2.1	MHz
Internal Operating Frequency	f <sub>op</sub>			
Crystal (f <sub>osc</sub> ÷ 2)	l ob	_	16.384	kHz
External Clock (fosc ÷ 2)		dc	1.0	MHz
Cycle Time	t <sub>cyc</sub>	1000	_	ns
RESET Pulse Width	t <sub>RL</sub>	1.5	_	t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered) (see Figure 7-1)	t <sub>ILIH</sub>	250	_	ns
Interrupt Pulse Period (see Figure 7-1)	t <sub>ILIL</sub>	*	_	t <sub>cyc</sub>
OSC1 Pulse Width	t <sub>OH</sub> ,t <sub>OL</sub>	200	_	ns

 $<sup>^{\</sup>star}$  The minimum period T<sub>ILIL</sub> should not be less than the number of cycles it takes to execute the interrupt service routine plus 19 t<sub>cyc</sub>.




Figure 7-2: Stop Recovery Timing Diagram




Figure 7-3: Power-On Reset and RESET

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-800-441-2447 or

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609, US & Canada ONLY 1-800-774-1848

INTERNET: http://www.mot.com/SPS/

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan.

81-3-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

Mfax is a trademark of Motorola, Inc.



© Motorola, Inc., 1994