MC68HC05P4

TECHNICAL DATA



MC68HC05P4 HCMOS MICROCONTROLLER UNIT

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

TABLE OF CONTENTS

Paragrap Number	h Title	Page Number
	Section 1	
	Introduction	
	Section 2	
	Pin Descriptions	
2.1	V _{DD} and V _{SS}	2-1
2.1	Oscillator Inputs (OSC1, OSC2)	
2.2.1	Crystal (XTAL)	
2.2.2	Ceramic Resonator	
2.2.3	External Clock	
2.2.4	RC Oscillator	
2.3	RESET	2-4
2.4	Interrupt Request (IRQ)	
2.5	I/O Port Function	2-5
2.6	Port A	2-6
2.7	Port B and Serial I/O Port (SIOP)	2-7
2.8	Port C	2-7
2.9	Port D and Timer Capture (TCAP)	2-8
2.10	Timer Compare (TCMP)	2-8
	Section 3	
	Central Processor Unit	
3.1	CPU Registers	3-1
3.1.1	Accumulator (A)	
3.1.2	Index Register (X)	
3.1.3	Stack Pointer (SP)	
3.1.4	Program Counter (PC)	3-4
3.1.5	Condition Code Register (CCR)	3-4

Half-Carry Bit (H-Bit).....3-5

3.1.5.1

TABLE OF CONTENTS (Continued)

Paragrap Number	h Title	Page Number	
3.1.5.2	Interrupt Mask (I-Bit)	3-5	
3.1.5.3	Negative Bit (N-Bit)	3-5	
3.1.5.4	Zero Bit (Z-Bit)	3-5	
3.1.5.5	Carry/Borrow Bit (C-Bit)	3-6	
3.2	Arithmetic/Logic Unit (ALU) and CPU Control	3-6	
3.3	Addressing Modes	3-6	
3.3.1	Inherent	3-7	
3.3.2	Immediate	3-8	
3.3.3	Direct	3-8	
3.3.4	Extended	3-10	
3.3.5	Indexed, No Offset	3-11	
3.3.6	Indexed, 8-Bit Offset	3-11	
3.3.7	Indexed, 16-Bit Offset	3-11	
3.3.8	Relative	3-12	
3.4	Instruction Set	3-13	
3.4.1	Register/Memory Instructions	3-14	
3.4.2	Read-Modify-Write Instructions	3-15	
3.4.3	Jump/Branch Instructions	3-15	
3.4.4	Bit Manipulation Instructions	3-17	
3.4.5	Control Instructions	3-17	
3.4.6	Instruction Set Summary	3-18	
3.4.7	Opcode Map	3-23	
3.5	Low-Power Modes	3-24	
3.5.1	STOP Mode	3-24	
3.5.2	WAIT Mode	3-25	
	Section 4		
	Resets and Interrupts		
4.1	Resets		
4.1.1	Power-On Reset (POR)		
4.1.2	External RESET Input		
4.1.3	Computer Operating Properly (COP) Reset	4-2	
4.2	Interrupts	4-3	
4.2.1	External Interrupt	4-4	
4.2.2	Software Interrupt (SWI)	4-6	
4.2.3	Capture/Compare Timer Interrupt		

TABLE OF CONTENTS (Continued)

aragrap Iumber		Page Number
	Section 5	
	Memory	
5.1	Memory Map	5-1
5.2	Data-Retention Mode	
	Section 6	
	Capture/Compare T	imer
6.1	Input Capture Operation	6-3
6.2	Output Compare Operation	6-3
6.3	Timer Counter	6-4
6.4	Output Compare Register	
6.5	Input Capture Register	
6.6	Timer Status Register (TSR)	
6.7	Timer Control Register (TCR)	
6.8	Timer During WAIT Mode	
6.9	Timer During STOP Mode	6-10
	Section 7	
	Serial I/O Port System	(SIOP)
7.1	SIOP Pin Descriptions	7-3
7.1.1	SIOP Clock	7-3
7.1.2	SIOP Data Input	7-4
7.1.3	SIOP Data Output	
7.2	SIOP Control Register (SCR)	7-5
7.3	SIOP Status Register (SSR)	7-5
7.4	SIOP Data Register (SDR)	7-6
	Section 8	
	Self-Check Mod	e
8.1	Self-Check Circuit	8-1
8.2	Self-Check Results	8-1

TABLE OF CONTENTS (Concluded)

aragrap Number		Page Number
	Section 9	
	Electrical Specifications	
9.1	Maximum Ratings	9-1
9.2	Thermal Characteristics	
9.3	Power Considerations	9-2
9.4	DC Electrical Characteristics (V _{DD} = 5.0 Vdc)	9-3
9.5	DC Electrical Characteristics (V _{DD} = 3.3 Vdc)	9-4
9.6	Control Timing (V _{DD} = 5.0 Vdc)	9-7
9.7	Control Timing (V _{DD} = 3.3 Vdc)	9-9
9.8	SIOP Timing (V _{DD} = 5.0 Vdc)	9-11
9.9	SIOP Timing (V _{DD} = 3.3 Vdc)	9-12
	Section 10	
	Mechanical Specifications	
10.1	Dual In-Line Package (DIP)	10-1
10.2	Small Outline Integrated Circuit (SOIC)	10-2
	Section 11	
	Ordering Information	
11.1	ROM Pattern Media	11-1
11.1.1	Flexible Disks	11-1
11.1.2	EPROMs	
11.2	ROM Pattern Verification	
11.2.1	Verification Media	
11.2.2	ROM Verification Units (RVUs)	11-2

MC Order Numbers 11-2

11.3

LIST OF FIGURES

igure lumber	Title	Page Number
1-1	MC68HC05P4 Block Diagram	1-2
2-1	MC68HC05P4 Pin Assignments	2-1
2-2	Crystal/Ceramic Resonator Connections	2-3
2-3	External Clock Source Connections	2-3
2-4	RC Oscillator Connections	2-4
2-5	Parallel I/O Port Circuit	2-6
2-6	Port A Data Register and DDRA	2-6
2-7	Port B Data Register and DDRB	2-7
2-8	Port C Data Register and DDRC	2-8
2-9	Port D Data Register and DDRD	2-8
3-1	CPU Block Diagram	3-1
3-2	Programming Model	
3-3	Accumulator	
3-4	Index Register	3-3
3-5	Stack Pointer	
3-6	Program Counter	3-4
3-7	Condition Code Register	
3-8	STOP Function Flowchart	3-24
3-9	WAIT Function Flowchart	3-26
4-1	COP Control Register	4-3
4-2	Interrupt Stacking Order	
4-3	Reset and Interrupt Flowchart	
4-4	IRQ Mask Option Logic	
5-1	MC68HC05P4 Memory Map	5-2
5-2	I/O and Control Register Summary	
6-1	Capture/Compare Timer Block Diagram	6-2
6-2	Input Capture Operation	
6-3	Output Compare Operation	

LIST OF FIGURES (Concluded)

Figure Iumber	Title	Page Number
6-4	Counter Register/Counter Alternate Register	6-5
6-5	16-Bit Counter Reads	6-5
6-6	Output Compare Register	6-6
6-7	Input Capture Register	6-7
6-8	Timer Status Register	6-8
6-9	Timer Control Register	6-9
7-1	Serial I/O Port (SIOP) Block Diagram	7-1
7-2	SIOP Shift Register Operation	
7-3	SIOP Data/Clock Timing Diagram	7-4
7-4	SIOP Control Register	
7-5	SIOP Status Register	7-5
7-6	SIOP Data Register	7-6
8-1	Self-Check Circuit Schematic	8-2
9-1	Test Load	9-2
9-2	Typical High-Side Driver Characteristics	9-5
9-3	Typical Low-Side Driver Characteristics	9-5
9-4	Typical Supply Current vs Internal Clock Frequency	9-6
9-5	Maximum Supply Current vs Internal Clock Frequency	9-6
9-6	TCAP Timing	9-7
9-7	STOP Recovery Timing	9-8
9-8	External Interrupt Timing	9-8
9-9	Power-On Reset Timing	9-10
9-10	External Reset Timing	9-10
9-11	SIOP Timing	9-11
10-1	Case 710-02 Dimensions	10-1
10-2	Case 751F-02 Dimensions	10-2

LIST OF TABLES

Table lumber	Title	Page Number
2-1	I/O Pin Functions	2-6
3-1	Inherent Addressing Instructions	3-7
3-2	Immediate Addressing Instructions	3-8
3-3	Direct Addressing Instructions	3-9
3-4	Extended Addressing Instructions	3-10
3-5	Indexed Addressing Instructions	3-12
3-6	Relative Addressing Instructions	3-13
3-7	Register/Memory Instructions	3-14
3-8	Read-Modify-Write Instructions	3-15
3-9	Jump and Branch Instructions	3-16
3-10	Bit Manipulation Instructions	3-17
3-11	Control Instructions	3-17
3-12	Instruction Set	3-19
3-13	Opcode Map	3-23
8-1	Self-Check Results	8-1
9-1	Maximum Ratings	9-1
9-2	Thermal Characteristics	9-1
9-3	DC Electrical Characteristics (V _{DD} = 5.0 Vdc)	
9-4	DC Electrical Characteristics (V _{DD} = 3.3 Vdc)	9-4
9-5	Control Timing (V _{DD} = 5.0 Vdc)	9-7
9-6	Control Timing (V _{DD} = 3.3 Vdc)	
9-7	SIOP Timing (V _{DD} = 5.0 Vdc)	
9-8	SIOP Timing (V _{DD} = 3.3 Vdc)	9-12
11-1	MC Order Numbers	11-2

MOTOROLA

SECTION 1 INTRODUCTION

The MC68HC05P4 high-density complementary metal-oxide semiconductor (HCMOS) microcontroller unit (MCU) is a member of the popular M68HC05 Family of microcontrollers. This high-performance, low-cost MCU is a complete system on a single chip. The MCU features include the following:

- Memory-Mapped Input/Output (I/O)
- 4160 Bytes of On-Chip ROM
- 240 Bytes of On-Chip Self-Check ROM
- 176 Bytes of On-Chip RAM (Contents Saved in Data-Retention Mode)
- 20 Bidirectional I/O Lines plus One Fixed Input and One Timer Output
- Synchronous Serial I/O Port (SIOP) Subsystem
- Fully Static Operation (No Minimum Clock Speed)
- 16-Bit Capture/Compare Timer Subsystem
- STOP, WAIT, and Data-Retention Modes
- Most Significant Bit (MSB) First or Least Significant Bit (LSB) First SIOP Data Format (Selected by Mask Option)
- Computer Operating Properly (COP) Watchdog (Enabled by Mask Option)
- On-chip Oscillator with Crystal and Resistor/Capacitor (RC) Mask Options
- External Interrupt Sensitivity (Selected by Mask Option)
- Single 3.0-Volt to 5.5-Volt Supply
- 8 × 8 Unsigned Multiply Instruction

Figure 1-1 shows the structure of the MC68HC05P4 MCU.




Figure 1-1. MC68HC05P4 Block Diagram

SECTION 2 PIN DESCRIPTIONS

This section shows the MC68HC05P4 pin assignments and describes the function of each pin.




Figure 2-1. MC68HC05P4 Pin Assignments

$2.1 V_{DD}$ and V_{SS}

Power is supplied to the MCU through V_{DD} and V_{SS}. V_{DD} is the power supply, and V_{SS} is ground. The MCU operates from a single 5-volt (nominal) power supply.

Very fast signal transitions occur on the MCU pins. The short rise and fall times place very high short-duration current demands on the power supply. To prevent noise problems, special care must be taken to provide good power supply bypassing at the MCU. Bypass capacitors should have good high-frequency characteristics and be as close to the MCU as possible. Bypassing requirements vary, depending on how heavily the MCU pins are loaded.

MC68HC05P4 PIN DESCRIPTIONS **MOTOROLA**

2.2 Oscillator Inputs (OSC1, OSC2)

OSC1 and OSC2 are the control connections for the internal clock circuit. There are three ways to control the frequency of the internal clock. The OSC1 and OSC2 pins can accept the following:

- A crystal or ceramic resonator (see Figure 2-2)
- An external clock signal connected to OSC1 (see Figure 2-3)
- A resistor between OSC1 and OSC2 to form an RC circuit with an internal capacitor (see Figure 2-4)

A factory-set mask option selects either a crystal/ceramic resonator or a resistor as the frequency-determining element. The frequency (f_{OSC}) of the oscillator connected to OSC1 and OSC2 is divided by two to produce the internal operating frequency, f_{OD} .

2.2.1 Crystal (XTAL)

The circuit in Figure 2-2 shows a typical crystal oscillator circuit for an AT-cut, parallel resonant crystal. The crystal supplier's recommendations should be followed, since the crystal parameters determine the external component values required to provide maximum stability and reliable starting. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances.

2.2.2 Ceramic Resonator

A ceramic resonator can be used in place of the crystal in cost-sensitive applications. The circuit in Figure 2-2 can be used for a ceramic resonator. The resonator manufacturer's recommendations should be followed, since the resonator parameters determine the external component values required to provide maximum stability and reliable starting. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances.




Figure 2-2. Crystal/Ceramic **Resonator Connections**

2.2.3 External Clock

An external clock from another CMOS-compatible device can be connected to the OSC1 input, with the OSC2 input not connected, as shown in Figure 2-3. To use an external clock, the crystal/ceramic resonator mask option should be specified when ordering the MCU.




Figure 2-3. External Clock Source Connections

MC68HC05P4 PIN DESCRIPTIONS **MOTOROLA** 2-3

2.2.4 RC Oscillator

With this option, a resistor is connected to the oscillator pins as shown in Figure 2-4. Since the accuracy of the RC oscillator is $\pm 50\%$, the nominal design frequency must be limited to 66% of the maximum frequency to ensure that the operating frequency remains below the upper limit of operating frequency. This 50% tolerance only allows for the MCU variation, and additional allowance must be made for the tolerances of external components. Operation with a crystal or ceramic resonator is preferred.




Figure 2-4. RC Oscillator Connections

2.3 RESET

RESET is an input-only pin that forces the MCU to a known startup condition. Holding RESET at logical zero for 1.5 t_{cyc} (internal clock cycles) or longer forces the CPU to assume a set of initial conditions. When RESET returns to a logical one, the CPU begins executing instructions from a predetermined starting address.

2.4 Interrupt Request (IRQ)

The IRQ pin provides two different choices of interrupt-triggering sensitivity. The factory-set mask options are the following:

- Negative edge-sensitive triggering only
- Both negative edge-sensitive triggering and level-sensitive triggering

In the latter case, either a negative edge or a logical zero level input to the IRQ pin produces an interrupt. The CPU completes the current instruction before it responds to the interrupt request. When the IRQ pin goes to a logical zero level, a small synchronization delay occurs, and a logical one is latched internally to signify that an interrupt is requested. When the CPU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logical one, and the interrupt mask (I-bit) in the condition code register is a logical zero, the CPU then begins the interrupt sequence.

(See **4.2 Interrupts** for more detail about interrupts.)

2.5 I/O Port Function

The MCU has 20 I/O pins that form four I/O ports. Each I/O pin is programmable as an input or as an output. Data direction is determined by the contents of the data direction register (DDR) for the port. Writing a logical one to a DDR bit enables the output buffer for that pin; a logical zero disables the output buffer. On reset, all implemented DDR bits are initialized to logical zero to put the pins in the input mode.


NOTE

Any unused inputs and I/O pins should be connected to an appropriate logical level (e.g., either V_{DD} or V_{SS}). Although the I/O ports do not require termination for proper operation, termination is recommended to reduce the possibility of electrostatic damage.

A reset does not initialize the four port data registers. The data registers for ports A, B, C, and D are at addresses \$00, \$01, \$02, and \$03, respectively. To avoid undefined levels, the data registers should be written before writing the DDR bits.

When a pin is programmed to be an output, reading the associated port bit actually reads the value of the output data latch and not the voltage on the pin itself. When a pin is programmed as an input, reading the port bit reads the voltage level on the I/O pin. The output data latch can always be written. regardless of the state of its DDR bit. (See Figure 2-5 for typical port circuitry, and Table 2-1 for a summary of I/O pin functions.)

MC68HC05P4 PIN DESCRIPTIONS **MOTOROLA**



- [1] Output buffer. Enables latched output to drive pin when DDR bit is 1 (output mode).
- [2] Input buffer. Enabled when DDR bit is 0 (input mode).
- [3] Input buffer. Enabled when DDR bit is 1 (output mode).

Figure 2-5. Parallel I/O Port Circuit

Table 2-1. I/O Pin Functions

R/W	DDR	I/O Pin Functions	
0	0	The I/O pin is in input mode. Data is written into the output data latch.	
0	1	ata is written into the output data latch, which drives the I/O pin.	
1	0	he state of the I/O pin is read.	
1	1	The I/O pin is in output mode. The output data latch is read.	

NOTE: R/W is an internal signal.

2.6 Port A

PA7-PA0 form an 8-bit general-purpose bidirectional I/O port. The contents of data direction register A (DDRA) determine whether each pin is an input or an output. Figure 2-6 shows the port A data register and DDRA.




Figure 2-6. Port A Data Register and DDRA

2.7 Port B and Serial I/O Port (SIOP)

PB7/SCK (serial clock), PB6/SDI (serial data input), and PB5/SDO (serial data output) form a 3-bit shared-function I/O port. Port B can be either the SIOP or a general-purpose I/O port. Figure 2-7 shows the port B data register and data direction register B (DDRB). Bits 4–0 of these registers are not implemented.




Figure 2-7. Port B Data Register and DDRB

The SIOP is a three-wire master/slave system. When the SIOP is enabled, PB7 (SCK) serves as a clock output in master mode or as a clock input in slave mode. PB6 is the SDI, and PB5 is the SDO. User software can change the settings of DDRB7–5 to override these defaults if necessary. The SIOP data format is selectable as MSB first or LSB first by a factory-set mask option.

These same pins may be used as a general-purpose I/O port when the SIOP system is disabled. DDRB7–5 determine the data direction of PB7, PB6, and PB5 (input or output).

(See SECTION 7 SERIAL I/O PORT SYSTEM (SIOP) for more details.)

2.8 Port C

PC7–PC0 form an 8-bit general-purpose bidirectional I/O port. The contents of data direction register C (DDRC) determine whether each pin is an input or an output. Figure 2-8 shows the port C data register and DDRC.

MC68HC05P4 PIN DESCRIPTIONS MOTOROLA 2-7




Figure 2-8. Port C Data Register and DDRC

2.9 Port D and Timer Capture (TCAP)

PD7/TCAP and PD5 form a 2-bit special-function I/O port. The PD7/TCAP pin serves both as the edge-detecting input capture line for the capture/compare timer and as a general-purpose digital input. PD7/TCAP can be used as a digital input even when the timer is using it as the input capture pin. There is no output driver associated with the PD7 pin. PD5 is a general-purpose digital I/O pin whose direction is controlled by bit 5 of DDRD. Figure 2-9 shows the port D data register and DDRD.




Figure 2-9. Port D Data Register and DDRD

The TCAP pin controls the input capture feature of the capture/compare timer. (See SECTION 6 CAPTURE/COMPARE TIMER for more information.)

2.10 Timer Compare (TCMP)

The TCMP pin is the output pin for the output compare feature of the capture/compare timer. (See **SECTION 6 CAPTURE/COMPARE TIMER** for more information.)

SECTION 3 CENTRAL PROCESSOR UNIT

This section describes the registers, instruction set, and addressing modes of the M68HC05 CPU. The STOP and WAIT modes are initiated by software instructions and are also described in this section.

The M68HC05 CPU executes all instructions of the earlier M6805 and M146805 instruction sets and is upgraded to include an 8×8 bit unsigned multiply instruction.

3.1 CPU Registers

The CPU contains the following five registers:

- Accumulator (A)
- Index register (X)
- Stack pointer (SP)
- Program counter (PC)
- Condition code register (CCR)

The CPU registers are hard-wired within the CPU and are not part of the memory map. Figure 3-1 is a block diagram of the MC68HC05 CPU.




Figure 3-1. CPU Block Diagram

Figure 3-2 shows the five CPU registers.




Figure 3-2. Programming Model

3.1.1 Accumulator (A)

The accumulator is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and results of arithmetic and nonarithmetic operations. (See Figure 3-3.)



Figure 3-3. Accumulator

3.1.2 Index Register (X)

The index register is an 8-bit register that can perform two functions:

- Indexed addressing
- Temporary storage

In indexed addressing with no offset, the index register contains the low byte of the operand address, and the high byte is assumed to be \$00. In indexed addressing with an 8-bit offset, the CPU finds the operand address by adding the index register contents to an 8-bit immediate value. In indexed addressing with a 16-bit offset, the CPU finds the operand address by adding the index register contents to a 16-bit immediate value. (See 3.3 Addressing Modes.)

The index register can also serve as an auxiliary accumulator for temporary storage. (See Figure 3-4.)



Figure 3-4. Index Register

3.1.3 Stack Pointer (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. During a reset or after the reset stack pointer (RSP) instruction, the stack pointer contents are set to \$FF. The address in the stack pointer is decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits of the stack pointer are permanently set to 0000011. (See Figure 3-5.) These seven bits are appended to the six least significant register bits to produce an address within the range of \$FF-\$C0. Subroutines and interrupts may use up to 64 stack locations. If 64 locations are exceeded, the stack pointer wraps around and writes over the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.




Figure 3-5. Stack Pointer

3.1.4 Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next instruction or operand to be fetched. Since addresses are often 16-bit values, the program counter may be thought of as having three additional upper bits that are always zeros. (See Figure 3-6.)




Figure 3-6. Program Counter

Normally, the address in the program counter increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.

3.1.5 Condition Code Register (CCR)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. A fifth bit is the interrupt mask. (See Figure 3-7.) These bits can be individually tested by a program, and specific actions can be taken as a result of their states. The condition code register should be thought of as having three additional upper bits that are always ones.




Figure 3-7. Condition Code Register

The following paragraphs explain the functions of the lower five bits of the condition code register.

3.1.5.1 Half-Carry Bit (H-Bit)

When the half-carry bit is set, it means that a carry occurred between bits 3 and 4 of the accumulator during the last ADD or ADC (add with carry) operation. The half-carry bit is required for binary-coded decimal (BCD) arithmetic operations.

3.1.5.2 Interrupt Mask (I-Bit)

When the interrupt mask is set, capture/compare timer interrupts and external interrupts are disabled. Interrupts are enabled when the interrupt mask is cleared. When an interrupt occurs, the interrupt mask is automatically set after the CPU registers are saved on the stack, but before the interrupt vector is fetched. If an interrupt occurs while the interrupt mask is set, the interrupt is latched. Normally, the interrupt is processed as soon as the interrupt mask is cleared.

A return from interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After any reset, the interrupt mask is set and can only be cleared by a software instruction.

3.1.5.3 Negative Bit (N-Bit)

The negative is set when the result of the last arithmetic operation, logical operation, or data manipulation was negative. (Bit 7 of the result was a logical one.)

The negative bit can also be used to check an often-tested flag by assigning the flag to bit 7 of a register or memory location. Loading the accumulator with the contents of that register or location then sets or clears the negative bit according to the state of the flag.

3.1.5.4 Zero Bit (Z-Bit)

The zero bit is set when the result of the last arithmetic operation, logical operation, or data manipulation was zero.

3.1.5.5 Carry/Borrow Bit (C-Bit)

The carry/borrow bit is set when a carry out of bit 7 of the accumulator occurred during the last arithmetic operation, logical operation, or data manipulation. The carry/borrow bit is also set or cleared during bit test and branch instructions and during shifts and rotates.

3.2 Arithmetic/Logic Unit (ALU) and CPU Control

The ALU performs the arithmetic and logical operations defined by the instruction set.

The binary arithmetic circuits decode the instruction and set up the ALU for the desired function. Most binary arithmetic is based on the addition algorithm, and subtraction is carried out as negative addition. Multiplication is not performed as a discrete instruction but as a chain of addition and shift operations within the ALU. The multiply instruction (MUL) requires 11 internal processor cycles to complete this chain of operations.

The CPU control circuitry sequences the logic elements of the ALU to carry out the required operations.

3.3 Addressing Modes

The MCU uses eight different addressing modes for flexibility in accessing data. The addressing mode defines the manner in which the CPU finds the data required to execute an instruction. The eight addressing modes are the following:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

3.3.1 Inherent

The inherent addressing mode is used for instructions with no operand (e.g., STOP) and for some of the instructions that act on data in the CPU registers (e.g., CLRA). No memory address is required for inherent instructions. Inherent instructions are one byte long. Table 3-1 lists the instructions that can be used in the inherent addressing mode.

Table 3-1. Inherent Addressing Instructions

Instruction	Mnemonic
Arithmetic Shift Left	ASLA, ASLX
Arithmetic Shift Rght	ASRA, ASRX
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
Clear	CLRA, CLRX
Complement	COMA, COMX
Decrement	DECA, DECX
Increment	INCA, INCX
Logical Shift Left	LSLA, LSLX
Logical Shift Right	LSRA, LSRX
Multiply	MUL
Negate	NEGA, NEGX
No Operation	NOP
Rotate Left through Carry Bit	ROLA, ROLX
Rotate Right through Carry Bit	RORA, RORX
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Enable IRQ and Stop Oscillator	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Test for Negative or Zero	TSTA, TSTX
Transfer Index Register to Accumulator	TXA
Enable Interrupt and Halt Processor	WAIT

3.3.2 Immediate

The immediate addressing mode is used for instructions that contain a value to be used in an operation with the value in the accumulator or index register. No memory address is required for immediate instructions. The operand is contained in the byte immediately following the opcode. These are two-byte instructions, one for the opcode and one for the immediate data byte. Table 3-2 lists the instructions that can be used in the immediate addressing mode.

Table 3-2. Immediate Addressing Instructions

Instruction	Mnemonic
Add with Carry	ADC
Add	ADD
Logical AND	AND
Bit Test Memory with Accumulator	BIT
Compare Accumulator with Memory	CMP
Compare Index Register with Memory	CPX
Exclusive OR Memory with Accumulator	EOR
Load Accumulator from Memory	LDA
Load Index Register from Memory	LDX
Inclusive OR	ORA
Subtract with Carry	SBC
Subtract	SUB

3.3.3 Direct

The direct addressing mode is used to access data within the first 256 bytes of memory with a single two-byte instruction. In the direct addressing mode, the low byte of the operand's address is contained in the byte following the opcode. The high byte of the address is assumed to be \$00. Most direct instructions take two bytes, one for the opcode and one for the operand's address. BRSET and BRCLR are three-byte instructions that use direct addressing to access the operand and relative addressing to specify a branch destination. Table 3-3 lists the instructions that can be used in the direct addressing mode.

Table 3-3. Direct Addressing Instructions

Instruction	Mnemonic	
Add with Carry	ADC	
Add	ADD	
Logical AND	AND	
Arithmetic Shift Left	ASL	
Arithmetic Shift Right	ASR	
Clear Bit in Memory	BCLR	
Bit Test Memory with Accumulator	BIT	
Branch if Bit n Is Clear	BRCLR	
Branch if Bit n Is Set	BRSET	
Set Bit in Memory	BSET	
Clear	CLR	
Compare Accumulator with Memory	CMP	
Complement	СОМ	
Compare Index Register with Memory	CPX	
Decrement	DEC	
Exclusive OR Memory with Accumulator	EOR	
Increment	INC	
Jump	JMP	
Jump to Subroutine	JSR	
Load Accumulator from Memory	LDA	
Load Index Register from Memory	LDX	
Logical Shift Left	LSL	
Logical Shift Right	LSR	
Negate	NEG	
Inclusive OR	ORA	
Rotate Left through Carry Bit	ROL	
Rotate Right through Carry Bit	ROR	
Subtract with Carry	SBC	
Store Accumulator in Memory	STA	
Store Index Register in Memory	STX	
Subtract	SUB	
Test for Negative or Zero	TST	

NOTE: ASL = LSL

3.3.4 Extended

The extended addressing mode is used to access data in any memory location with a single three-byte instruction. In the extended addressing mode, the high and low bytes of the operand's address are contained in the two bytes following the opcode. Extended instructions take three bytes, one for the opcode and two for the operand's address.

When using the Motorola assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction. Table 3-4 lists the instructions that can be used in the extended addressing mode.

Table 3-4. Extended Addressing Instructions

Instruction	Mnemonic
Add with Carry	ADC
Add	ADD
Logical AND	AND
Bit Test Memory with Accumulator	BIT
Compare Accumulator with Memory	CMP
Compare Index Register with Memory	CPX
Exclusive OR Memory with Accumulator	EOR
Jump	JMP
Jump to Subroutine	JSR
Load Accumulator from Memory	LDA
Load Index Register from Memory	LDX
Inclusive OR	ORA
Subtract with Carry	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract	SUB

3.3.5 Indexed, No Offset

The indexed, no offset addressing mode is used to access data with variable addresses within the first 256 memory locations. The CPU finds the low byte of the operand's conditional address by reading the contents of the index register. The high byte is assumed to be \$00. These instructions are only one byte long. The indexed, no offset mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location. Table 3-5 lists the instructions that can be used in the indexed, no offset addressing mode.

3.3.6 Indexed, 8-Bit Offset

The indexed, 8-bit offset addressing mode is used to access data with variable addresses within the first 511 memory locations. The CPU finds the operand's conditional address by adding the unsigned contents of the index register to the unsigned byte following the opcode. This addressing mode is useful for selecting the kth element in an n-element table. The table may begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). With this two-byte instruction, k typically would be in the index register, and the address of the beginning of the table would be in the byte following the opcode. Table 3-5 lists the instructions that can be used in the indexed, 8-bit offset addressing mode.

3.3.7 Indexed, 16-Bit Offset

The indexed, 16-bit offset addressing mode is used to access data with variable addresses at any location in memory. The CPU finds the operand's conditional address by adding the unsigned contents of the 8-bit index register to the 16-bit unsigned word formed by the two bytes following the opcode. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte. This addressing mode can be used in a manner similar to indexed, 8-bit offset, but this three-byte instruction allows tables to be anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing. Table 3-5 lists the instructions that can be used in the indexed, 16-bit offset addressing mode.

Table 3-5. Indexed Addressing Instructions

		No	8-Bit	16-Bit
Instruction	Mnemonic	Offset	Offset	Offset
Add with Carry	ADC	1	1	1
Add	ADD	1	√	√
Logical AND	AND	7	7	4
Arithmetic Shift Left	ASL	7	√	
Arithmetic Shift Right	ASR	7	√	
Bit Test Memory with Accumulator	BIT	√	√	√
Clear	CLR	√	√	
Compare Accumulator with Memory	CMP	V	√	√
Complement	COM	√	√	
Compare Index Register with Memory	CPX	√	√	√
Decrement	DEC	√	√	
Exclusive OR Memory with Accumulator	EOR	√	√	1
Increment	INC	1	√	
Jump	JMP	√	√	1
Jump to Subroutine	JSR	√	√	√ √
Load Accumulator from Memory	LDA	√	√ √	√
Load Index Register from Memory	LDX	1	1	1
Logical Shift Left	LSL	√	1	
Logical Shift Right	LSR	√	√	
Negate	NEG	√	√	
Inclusive OR	ORA	√	√	√
Rotate Left through Carry Bit	ROL	√	√	
Rotate Right through Carry Bit	ROR	√	1	
Subtract with Carry	SBC	√	√	√
Store Accumulator in Memory	STA	1	V	√
Store Index Register in Memory	STX	√	√	√
Subtract	SUB	√	√	√
Test for Negative or Zero	TST	√	1	

3.3.8 Relative

The relative addressing mode is used only for branch instructions. The CPU finds the conditional branch destination by adding the signed byte following the opcode to the contents of the program counter if the branch condition is true. If the branch condition is not true, the program counter goes to the next instruction. To branch either forward or backward, the offset is a signed, twos complement byte that gives a branching range of -127 to +128 bytes from the address of the next location after the branch instruction.

The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch. Table 3-6 lists the instructions that can use the relative addressing mode.

Table 3-6. Relative Addressing Instructions

Instruction	Mnemonic
Branch if Carry Bit Clear	BCC
Branch if Carry Bit Set	BCS
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	BHCC
Branch if Half-Carry Bit Set	BHCS
Branch if Higher	ВНІ
Branch if Higher or Same	BHS
Branch if Interrupt Line is High	BIH
Branch if Interrupt Line Is Low	BIL
Branch if Lower	BLO
Branch if Lower or Same	BLS
Branch if Interrupt Mask is Clear	BMC
Branch if Minus	ВМІ
Branch if Interrupt Mask is Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit n Is Clear	BRCLR
Branch if Bit n Is Set	BRSET
Branch Never	BRN
Branch to Subroutine	BSR

3.4 Instruction Set

This MCU uses all the instructions available in the M146805 CMOS Family plus the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator and the index register. The high-order product is then stored in the index register, and the low-order product is stored in the accumulator.

The MCU instructions can be divided into five basic types:

- Register/memory
- Read-modify-write
- Jump/branch
- Bit manipulation
- Control

3.4.1 Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. Most register/memory instructions can be used in the following addressing modes:

- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset

Table 3-7 lists the register/memory instructions.

Table 3-7. Register/Memory Instructions

Instruction	Mnemonic
Load Accumulator from Memory	LDA
Load Index Register from Memory	LDX
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Add Memory to Accumulator	ADD
Add Memory and Carry Bit to Accumulator	ADC
Subtract Memory	SUB
Subtract Memory from Accumulator with Borrow	SBC
AND Memory with Accumulator	AND
OR Memory with Accumulator	ORA
Exclusive OR Memory with Accumulator	EOR
Arithmetic Compare Accumulator with Memory	CMP
Arithmetic Compare Index Register with Memory	CPX
Bit Test Memory with Accumulator (Logical Compare)	BIT
Multiply	MUL

3.4.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not write a replacement value. Read-modify-write instructions can be used in the following addressing modes:

- Inherent
- Direct
- Indexed, no offset
- Indexed, 8-bit offset

Table 3-8 lists the read-modify-write instructions.

Table 3-8. Read-Modify-Write Instructions

Instruction	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	COM
Negate (Twos Complement)	NEG
Rotate Left through Carry Bit	ROL
Rotate Right through Carry Bit	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

3.4.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Jump instructions can be used in the following addressing modes:

- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset

Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed. All branch instructions are used in the relative addressing mode.

Bit test and branch instructions cause a branch based on the condition of any readable bit in the first 256 memory locations. Bit test and branch instructions are three-byte instructions that use a combination of direct addressing and relative addressing — direct addressing for the operand and relative addressing for the branch. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the conditional branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from –127 to +128 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit (C-bit) of the condition code register.

Table 3-9 lists the jump and branch instructions.

Table 3-9. Jump and Branch Instructions

Instruction	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Bit n of M = 0	BRCLR
Branch if Bit n of M = 1	BRSET
Branch if Higher	BHI
Branch if Lower or Same	BLS
Branch if Carry Bit Clear	BCC
Branch if Higher or Same	BHS
Branch if Carry Bit Set	BCS
Branch if Lower	BLO
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	BHCC
Branch if Half-Carry Bit Set	BHCS
Branch if Plus	BPL
Branch if Minus	BMI
Branch if Interrupt Mask Clear	BMC
Branch if Interrupt Mask Set	BMS
Branch if Interrupt Line Low	BIL
Branch if Interrupt Line High	BIH
Branch to Subroutine	BSR
Jump Unconditional	JMP
Jump to Subroutine	JSR

3.4.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory. Port data registers, port data direction registers, control/status registers for on-chip subsystems, and on-chip RAM locations are in the first 256 bytes of memory. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations. Bit manipulation instructions are used in the direct addressing mode. Table 3-10 lists the bit manipulation instructions.

Table 3-10. Bit Manipulation Instructions

Instruction	Mnemonic
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)
Branch if Bit n of M = 0	BRCLR
Branch if Bit n of M = 1	BRSET

3.4.5 Control Instructions

Control instructions are register reference instructions that control CPU operation during program execution. Control instructions are used in the inherent addressing mode. Table 3-11 lists the control instructions.

Table 3-11. Control Instructions

Instruction	Mnemonic
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask	SEI
Clear Interrupt Mask	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No Operation	NOP
Stop	STOP
Wait	WAIT

3.4.6 Instruction Set Summary

Table 3-12 shows all MC68HC05P4 instructions in all possible addressing modes. For each instruction, the operand construction is shown as well as the execution time in internal clock cycles (t_{cyc}). One internal clock cycle equals two oscillator input cycles. The following legend summarizes the symbols and abbreviations used in Table 3-12.

Abbreviations and Symbols

A – Accumulator

C – Carry/borrow bit in condition code register

CCR - Condition code register

dd - Address of operand in direct addressing mode (1 byte)

dd rr - Address (dd) of operand and offset (rr) of branch instruction for bit test instructions

DIR - Direct addressing mode

ee ff - High (ee) and low (ff) bytes of offset in indexed, 16-bit offset addressing mode (2 bytes)

EXT - Extended addressing mode

ff - Offset byte in indexed, 8-bit offset addressing mode (1 byte)

H – Half carry flag in condition code register

hh II - High (hh) and low (II) bytes of operand address in extended addressing mode (2 bytes)

Interrupt mask in condition code register
 Operand byte for immediate addressing mode

IMM – Immediate addressing modeINH – Inherent addressing mode

IX – Indexed, no offset addressing mode
 IX1 – Indexed, 8-bit offset addressing mode
 IX2 – Indexed, 16-bit offset addressing mode

M – Any memory location (1 byte)

N - Negative flag in condition code register

n – Any bit (7,6,5 . . . 0) opr – Operand byte PC – Program counter

PCH - Program counter high byte
PCL - Program counter low byte
REL - Relative addressing mode

rel - Offset byte for relative addressing mode

rr - Offset byte of branch instruction

SP - Stack pointer
X - Index register

Zero flag in condition code register

Set if true; clear if not true
 -()
 Negation (twos complement)

 Not affected
 +
 Inclusive OR

 ?
 If
 ⊕
 Exclusive OR

0 - Cleared - NOT

– AND
 : – Concatenated with

Table 3-12. Instruction Set (Sheet 1 of 4)

Source Form(s)	Operation	Description	Addressing Mode for		Coding	Cycles	Condition Code					
` `	·	·	Operand	Opcode	Operand	-	Н	1	N	Z	С	
ADC opr	Add with carry	$A \leftarrow (A) + (M) + C$	IMM	A9	ii	2	\$	_	\$	\$	1	
, op.	/	, , , ,	DIR	B9	dd	3	Ů		Ĭ	ľ		
			EXT	C9	hh II	4						
			IX2	D9	ee ff	5						
			IX1	E9	ff	4						
			ix	F9	i"	3					1 1	
ADD opr	Add without carry	$A \leftarrow (A) + (M)$	IMM	AB	ii	2	\$	-	#	Î	1	
ADD OPI	Add William Garry	() . ()	DIR	BB	dd	3	ľ		•	•		
			EXT	CB	hh II	4					1 1	
			IX2	DB	ee ff	5						
			IX1	EB	ff	4						
			IX	FB	''	3						
AND one	Laciasi AND	A . (A) a (AA)	IMM	A4	ii	2	-	_	\$	\$	\vdash	
AND opr	Logical AND	$A \leftarrow (A) \bullet (M)$	DIR	84 B4	dd	3	_	-	*	Ψ.	-	
			EXT	C4	hh II	4					1	
			IX2								1 1	
				D4	ee ff	5						
			IX1	E4	ff	4						
			IX	F4	ļ	3	L				H	
ASL opr	Arithmetic shift left		DIR	38	dd	5	-	-	\$	\$	\$	
ASLA			INH	48		3						
ASLX			INH	58		3			İ			
ASL opr			IX1	68	ff	6			ł			
ASL opr			IX	78	<u> </u>	5						
ASR opr	Arithmetic shift right		DIR	37	dd	5	-	-	\$	\$	1	
ASRA			INH	47	j	3	•					
ASRX			INH	57		3	1	l		İ		
ASR opr			IX1	67	ff	6		1		l		
ASR opr			IX	77		5			ĺ			
BCC rel	Branch if carry bit clear	?C=0	REL	24	rr	3	-	-	-	-	-	
BCLR n opr	Clear bit n	Mn ← 0	DIR (b0)	11	dd	5	-	_	_	_	-	
			DIR (b1)	13	dd	5	l	l	İ			
		:	DIR (b2)	15	dd	5		j		1		
		•	DIR (b3)	17	dd	5						
			DIR (b4)	19	dd	5	l			1		
			DIR (b5)	1B	dd	5	l					
			DIR (b6)	1D	dd	5	l	l	ĺ			
			DIR (b7)	1F	dd	5	ĺ	1	l	İ		
BCS rel	Branch if carry bit set	?C=1	REL	25	rr	3	 	-	-	-	-	
BEQ rel	Branch if equal	?Z=1	REL	27	rr	3	 _ 	+-	 	Ι_	 -	
BHCC rel	Branch if half carry bit clear	?H=0	REL	28	rr	3	-	-	_	-	╁	
BHCS rel	Branch if half carry bit set	?H=1	REL	29	rr	3	Ē	┢	-	Ē	-	
BHI rel	<u> </u>		REL	22	rr	3	H	-	⊢	⊢	┿	
	Branch if higher	?C+Z=0					-		 -	 -	+-	
BHS rel	Branch if higher or same	?C=0	REL	24	rr	3	=	_	<u> </u>	二	1-	
BIH rel	Branch if TRQ pin high	? IRQ = 1	REL	2F	rr	3	<u> -</u>	_	<u> </u>	느	ㄴ	
BIL rel	Branch if TRQ pin low	? IRQ = 0	REL	2E	rr	3	Ŀ	_	_	L	ഥ	
BIT rel	Bit test accumulator contents with	(A) ● (M)	IMM	A5	ii	2	-	-	\$	1	-	
1	memory contents		DIR	B5	dd	3					1	
1	1		EXT	C5	hh II	4	1				1	
			IX2	D5	ee ff	5				1	1	
	1		IX1	E5	ff	4					1	
			IX	F5		3					1	
BLO rel	Branch if lower	?C=1	REL	25	rr	3	-	-	-	-	 -	
BLS rel	Branch if lower or same	?C+Z=1	REL	23	rr	3	Ι-	-	-	-	T-	
BMC rel	Branch if interrupt mask clear	?1=0	REL	2C	rr	3	 	 	 	-	† =	
BMI rel	Branch if minus	?N=1	REL	2B	rr	3	-	-	-	_	 -	
BMS rel	Branch if interrupt mask set	?1=0	REL	2D	rr	3	-	-	=	_	-	
BNE rel	Branch if not equal	?Z=0	REL	26	rr	3	=	=	 -	-	Ť	
							ᆣ	<u> </u>	⊢	二	ᅳ	
BPL rel	Branch if plus	?N=0	REL	2A	rr	3		L	L	<u> </u>		

Table 3-12. Instruction Set (Sheet 2 of 4)

Source Form(s)	Operation	Description	Addressing Mode for		Coding	Cycles	Condition Code				
	•	Ī	Operand	Opcode	Operand	-	Н		N	Z	C
BRA rel	Branch always	?1=1	REL	20	rr	3		-	_	-	-
BRCLR n opr rel	Branch if bit n clear	? Mn = 0	DIR (b0)	01	dd rr	5	_	-	_	_	\$
D. (02.1 op. 10.		1	DIR (b1)	03	dd rr	5					
			DIR (b2)	05	dd rr	5					
		1	DIR (b3)	07	dd rr	5					1
			DIR (b4)	09	dd rr	5					l
			DIR (b5)	0B	dd rr	5					
			DIR (b6)	0D	dd rr	5					
			DIR (67)	0F	dd rr	5		1			1
BRN rel	Branch never	?1=0	REL	21	rr	3	-	_	 	_	 _
	Branch if bit n set	? Mn = 1	DIR (b0)	00	dd rr	5	-	-	-	_	1
BRSET n opr rel	Branch II bil n sel	*	1 ' '		1	5	-	_	-	_	*
	1		DIR (b1)	02	dd rr	5					1
		1	DIR (b2)	04	dd rr	1		ļ			1
		İ	DIR (b3)	06	dd rr	5	1				1
			DIR (b4)	08	dd rr	5		l			
	1		DIR (b5)	0A	dd rr	5					
			DIR(b6)	0C	dd rr	5					1
		<u> </u>	DIR (b7)	0E	dd rr	5		L			_
BSET n opr	Set bit n	Mn ← 1	DIR (b0)	10	dd	5	-	-	-	-	-
			DIR (b1)	12	dd	5		1			1
			DIR (b2)	14	dd	5		l			1
			DIR (b3)	16	dd	5					
		1	DIR (b4)	18	dd	5		l			ŀ
			DIR (b5)	1A	dd	5					
			DIR (b6)	1C	dd	5					1
			DIR (b7)	1E	dd	5					
BSR rel	Branch to subroutine	PC ← (PC) + 2; push (PCL) SP ← (SP) – 1; push (PCH) SP ← (SP) – 1 PC ← (PC) + rel	REL	AD	rr	6	-	-	-	-	-
CLC	Clear carry bit	C←0	INH	98	 	2	-	 _	-	_	10
CLI	Clear interrupt mask	1←0	INH	9A	 	2	-	0	-	 -	† <u>-</u>
CLR opr	Clear register	M ← \$00	DIR	3F	dd	5	 	-	0	1	+=
CLRA	Clear register	A ← \$00	INH	4F	laa.	3	-	_	١	١'	
CLRX		X ← \$00	INH	5F		3				l	
CLR opr		M ← \$00 M ← \$00	IX1	6F	ff	6					ļ
CLR opr		III (= \$65	IX	7F	"	5				l	
<u> </u>	Company committee	1/4) /40	IMM	A1	 	2	├—	 	-	-	1
CMP opr	Compare accumulator contents with memory	(A) - (M)	1	l .	1	1	-	-	\$	\$	*
	contents		DIR	B1	dd hh II	3 4		1	l	l	1
				C1	1			l	İ	1	
			IX2	D1	ee ff	5	İ	l	l		
			IX1	E1	ff	4	ļ	1	l		
		M H 655 (46)	IX	F1	 	3	<u> </u>	├	 _	<u> </u>	↓
COM opr	Complement register contents	$M \leftarrow \overline{M} = \$FF - (M)$ $A \leftarrow \overline{A} = \$FF - (A)$	DIR	33	dd	5	-	-	\$	\$	1
COMA	(ones complement)	$X \leftarrow X = \$FF - (X)$	INH	43	ł	3	l	l	l		1
СОМХ	(ones complement)	$M \leftarrow \overline{M} = \$FF - (M)$	INH	53		3	1	l	ļ		
COM opr		$M \leftarrow \overline{M} = \$FF - (M)$	IX1	63	ff	6	1			l	1
COM opr			IX	73	<u> </u>	5	_	_	<u> </u>	<u> </u>	1_
CPX opr	Compare index register	(X) - (M)	IMM	A3	lii	2	-	-	\$	\$	\$
	contents with memory contents		DIR	B3	dd	3					1
			EXT	C3	hh II	4	1			l	1
			IX2	D3	ee ff	5		1			1
			IX1	E3	ff	4	1	1			
			IX	F3		3	1	1	1	1	1
DEC opr	Decrement register	M ← (M) − 1	DIR	3A	dd	5	† =	 	\$	\$	1-
DECA	contents	$A \leftarrow (A) - 1$	INH	4A		3		1	1]	1
DECX		$X \leftarrow (X) - 1$ $M \leftarrow (M) - 1$	INH	5A		3	1	1			1
	•		1		1		1	1	ı	1	1
DEC opr		M ←(M) − 1	IX1	6A	ff	6	1	1	1	1	ı

Table 3-12. Instruction Set (Sheet 3 of 4)

Source Form(s)	Operation	Description	Addressing Mode for	ì	e Coding lecimal)	Cycles	Condition Code				
, ,		-	Operand	Opcode	Operand		Н	1	N	Z	С
EOR opr	Exclusive OR accumulator	$A \leftarrow (A) \oplus (M)$	IMM	A8	ii	2	-	_	\$	\$	-
·	contents with memory contents		DIR	B8	dd	3			1		
			EXT	C8	hh II	4		İ			
			IX2	D8	ee ff	5		İ			
			IX1	E8	ff	4		Ì			
			IX	F8	[3					
INC opr	Increment memory or register	M ← (M) + 1	DIR	3C	dd	5	-	_	\$	\$	-
INCA	contents	$A \leftarrow (A) + 1$ $X \leftarrow (X) + 1$	INH	4C	İ	3		İ			
INCX		$M \leftarrow (M) + 1$ $M \leftarrow (M) + 1$	INH	5C	<u> </u>	3					
INC opr		M ← (M) + 1	IX1	6C	ff	6		1		l	
INC opr			IX	7C		5		i			
JMP opr	Unconditional jump	PC ← jump address	DIR	BC	dd	2	T -	-	-	-	-
		!	EXT	cc	hh II	3	'	1		l	
			IX2	DC	ee ff	4		ļ	}	Ì	}
			IX1	EC	ff	3	1		1		İ
			IX	FC	İ	2					
JSR opr	Jump to subroutine	$PC \leftarrow (PC) + n (n = 1, 2, or 3)$	DIR	BD	dd	5	 	-	-	-	-
·	,	Push (PCL); SP ← (SP) – 1 Push (PCH); SP ← (SP) – 1	EXT	CD	hh II	6	1	1			
	1	PUSH (PCH); SP ← (SP) = 1 PC ← conditional address	IX2	DD	ee ff	7	1	1	1		
			IX1	ED	ff	6	1				
			IX	FD		5					1
LDA opr	Load accumulator with	A ← (M)	IMM	A6	lii	2	† -	-	1	\$	<u> </u>
	memory contents	, ,	DIR	B6	dd	3	İ		`	ľ	1
			EXT	C6	hh II	4	İ	1	l	l	1
			IX2	D6	ee ff	5	İ	1	1	İ	1
	į		IX1	E6	ff	4	1			ĺ	1
	İ		ix	F6	["	3	1			l	İ
LDX opr	Load index register with	X ← (M)	IMM	AE	tii	2	+-	 -	1	1	+-
LDX Opi	memory contents		DIR	BE	dd	3			•	•	1
			EXT	CE	hh II	4	1		1		1
			IX2	DE	ee ff	5			1		1
			IX1	EE	ff	4		1			
			ix	FE	["	3	1	l l	1		1
LSL opr	Logical shift left		DIR	38	dd	5	+-	+-	1	1	1
LSLA	Logical still left		INH	48	100	3			*	*	*
LSLX		C+	INH	58	1	3	1	1	i	1	
LSL opr		b7 b0	IX1	68	ff	6		1			
LSL opr			lix'	78	''	5					
	Logical shift right		DIR	34	dd	5	+-	+-	0	£	Î
LSRA	Logical Shift right		INH	44	44	3	1	-	١	*	*
LSRX	1	0→□□□□□→□	INH	54		3	1				
LSR opr	1	b7 b0	IX1	64	ff	6	1				
LSR opr	1		ix	74	["	5	1				
MUL	Unsigned multiply	$X: A \leftarrow (X) \times (A)$	INH	42	 	11	10	+-	+-	+-	6
NEG opr	Negate memory or register	$M \leftarrow -(M) = \$00 - (M)$	DIR	30	dd	5	+-	一	1	1	1
NEG opr	contents (twos complement)	$A \leftarrow -(A) = $00 - (A)$	INH	40	١	3	1	-	*	*	*
NEGA		$X \leftarrow -(X) = $00 - (X)$	INH	l .		1	1				
	1	$M \leftarrow -(M) = \$00 - (M)$ $M \leftarrow -(M) = \$00 - (M)$	IX1	50 60	ff	3 6	1				
NEG opr		···· ← - (ινι) — ψου = (ινι)	IX	70	''	5	1				
NEG opr NOP	No appration		INH	9D	 		╁	+	+-	\vdash	+
	No operation	A ← (A) + (M)		 	 	2		⊢		 _	一
ORA opr	Inclusive OR accumulator contents with memory contents	[IMM	AA BA	lii dd	2	-	-	1	1	-
	l l l l l l l l l l l l l l l l l l l		DIR	BA	hh II	3	1	1	1		
	1		EXT IX2	CA DA	ee ff	5	1		1	l	
	1		1	1	1	ľ	1				
			IX1	EA	ff	4	1	1			
			IX	FA	ļ	3	ــــ	\vdash	1	ļ.,	—
ROL opr	Rotate left through carry		DIR	39	dd	5	-	-	\$	1	\$
ROLA	1		INH	49		3					
ROLX		b7 b0	INH	59		3	1				
ROL opr			IX1	69	ff	6	1			1	
ROL opr	1		IX	79	1	5	1	1	1	ı	ı

Table 3-12. Instruction Set (Sheet 4 of 4)

Source			Addressing	Machine	Coding				ndit		
Form(s)	Operation	Description	Mode for	<u> </u>	ecimal)	Cycles	L		Code		
	`		Operand	Opcode	Operand		Н	1	N	Z	C
ROR opr	Rotate right through carry		DIR	36	dd	5	-	-	\$	\$	‡
RORA			INH	46		3	1				1
RORX		b7 b0 12	INH	56		3					
ROR opr			IX1	66	ff	6					
ROR opr			IX	76		5					L
RSP	Reset stack pointer	SP ← \$00FF	INH	9C		2		Fro	m St	ack	
RTI	Return from interrupt	$SP \leftarrow (SP) + 1; pull (CCR)$ $SP \leftarrow (SP) + 1; pull (A)$ $SP \leftarrow (SP) + 1; pull (X)$ $SP \leftarrow (SP) + 1; pull (PCH)$ $SP \leftarrow (SP) + 1; pull (PCL)$	INH	80		9	#	+	\$	\$	+
RTS	Return from subroutine	SP ← (SP) + 1; pull (PCH) SP ← (SP) + 1; pull (PCL)	INH	81		6	-	-	-	-	-
SBC opr	Subtract memory contents and	A ← (A) – (M) – C	IMM	A2	ii	2	-	_	\$	\$	\$
	carry bit from accumulator contents		DIR	B2	dd	3			l		
	Contents		EXT	C2	hh II	4				l	
			IX2	D2	ee ff	5				İ	1
			IX1	E2	ff	4					
			IX	F2		3					
SEC	Set carry bit	C←1	INH	99		2	T -	_	_	-	1
SEI	Set interrupt mask	l ← 1	INH	9B	1	2	-	1	-	-	T - T
STA opr	Store accumulator contents in	M ← (A)	DIR	B7	dd	4	-	_	\$	\$	-
	memory		EXT	C7	hh II	5			1	1	
			IX2	D7	ee ff	6					
			IX1	E7	ff	5	1				
			lix	F7		4	l			į	
STOP	Enable IRQ; stop oscillator		INH	8E	·	2	† -	0	-	-	 -
STX opr	Store index register contents in	M ← (X)	DIR	BF	dd	4	 -	_	1	\$	 -
	memory		EXT	CF	hh II	5	ł		ľ	Ť	
	i		IX2	DF	ee ff	6	1		l		1
			IX1	EF.	ff	5	1		l		
			ix	FF	'	4		l	l		
SUB opr	Subtract memory contents from	$A \leftarrow (A) - (M)$	IMM	AO	lii	2	-	-	\$	1	\$
COD Op.	accumulator contents		DIR	BO	dd	3			•	•	*
į			EXT	Co	hh II	4	1				1
			IX2	D0	ee ff	5	l		l		1
			IX1	E0	ff	4	1		1		
	:		ix	F0	'	3	1		l		
SWI	Software interrupt	$\begin{array}{l} PC \leftarrow (PC) + 1; \text{ push (PCL)} \\ SP \leftarrow (SP) - 1; \text{ push (PCH)} \\ SP \leftarrow (SP) - 1; \text{ push (X)} \\ SP \leftarrow (SP) - 1; \text{ push (A)} \\ SP \leftarrow (SP) - 1; \text{ push (CCR)} \\ SP \leftarrow (SP) - 1; \text{ push (CCR)} \\ SP \leftarrow (SP) - 1; \text{ I} \leftarrow 1 \\ PCH \leftarrow \text{Interrupt vector hi byte} \\ PCL \leftarrow \text{Int. vector low byte} \\ \end{array}$	INH	83		10	-	1	-	-	-
TAX	Transfer accumulator contents to index register	X ← (A)	INH	97		2	-	-	-	-	-
TST opr	Test memory, accumulator, or	(M) - \$00	DIR	3D	dd	4	-	-	\$	\$	0
TSTA	index register contents for negative or zero		INH	4D	I	3			İ		
тѕтх	1.094.110		INH	5D		3				1	
TST opr			IX1	6D	ff	5			Ì		1
TST opr			IX	7D	<u> </u>	4					L
TXA	Transfer index register contents to accumulator	A ← (X)	INH	9F		2	-	ı	-	-	-
WAIT	Enable interrupts; halt CPU		INH	8F		2	-	0	-	-	-

3.4.7 Opcode Map

Table 3-13 is an opcode map for the MC68HC05P4 instructions.

			HI LO	0000	1 0001	2 0010	3 0011	0100	5 0101	6 0110	7	1000	9	A 1010	B 1011	C 1100	D 1101	E 1110	T 11		cimal
		×	1111	SUB 1	CMP 3	SBC 1	CPX 3	AND 3	BIT 1	LDA 3	STA 4	EOR 3	ADC 3	ORA 3	ADD 3	JMP 2	JSR 1	LDX 3	STX t		High Byte of Opcode in Hexadecimal High Byte of Opcode in Binary Low Byte of Opcode in Hexadecimal Low Byte of Opcode in Binary
		1X1	1110	SUB 4	CMP 4	1	ا بہ	O.	اما	LDA 4	اما	- 01	- ω i	~ 1	_ ^ı l	Q.	JSR 2	Q.	α		ode in Heyode in Bina of Opcode of Opcode
	Register/Memory	IX2	D 1101	SUB 3	CMP 5	က	က	က	BIT 5	LDA 5	၂ က	EOR 5	ကြ	നി	_ തി	രി	JSR 3	LDX 5	၈		High Byte of Opcode in Hexadecimal High Byte of Opcode in Binary Low Byte of Opcode in Hexac
	Register	EXT	၁ 1100	SUB 2	CMP 4	က	CPX 4	က	BIT 3 EXT	LDA 4	ြ	EOR 4	· ·	_ m	~	JMP 3	6	6	ിതി	Q	e ×
		DIR	1011	SUB 2	CMP 3	SBC 2 DIR	CPX 2 2 DIR	AND 3	BIT 3	~	اده ا	EOR 3	ા	ORA 2	0	JMP 2 DIR	JSR 2 DIR	7	STX 4 2 DIR	LEGEND	1111 SUB
Мар		I M M	1010	SUB 2	CMP 2 IMM	SBC 2 IMM	CPX 2	AND 2	BIT 2 2 IMM	LDA 2 IMM		EOR 2	~	ORA 2 IMM	2		BSR 2 REL	LDX 2			Number of Cycles Opcode Mnemonic Number of Bytes/Addressing Mode
Opcode M	Control	HNI	9 1001								TAX 1	CLC 2	SEC 1	CLI 2	SEI 1	RSP 1 INH	NOP 1		TXA 1 INH		Numbe Opcode rtes/Addre
_	Cor	HNI	8 1000	BTI 1 INH	RTS 1 INH		SWI 1 INH											STOP 1 INH	WAIT 1 INH		nber of By
e 3-13.		×	0111	NEG 5			COM 5	LSR 5		ROR 1	ASR 1	TRI 1	ROL 5	DEC 5		INC 5	TST 1		CLR 5		N
Table	Write	1X1	0110	NEG 6 2 IX1			COM 2	2		ROR 2	8	N	ROL	DEC 6		INC 6 2 INH	~		CLR 6		
	Read-Modify-Write	HNI	0101				COMX 1 INH	LSRX 1 INH		RORX 1 INH	ASRX 1 INH	LSLX 1 INH	ROLX 1 INH	DECX 1 INH		INCX 1 INH	TSTX 1 INH		CLRX 1 INH		
	Rea	HNI	0100	NEGA 1 INH		MUL 1 INH	COMA 1 INH	LSRA 1 INH		RORA 1 INH	ASF	LSLA 1 INH	ROLA 1 INH	DECA 1 INH		INCA 1 INH	TSTA 1 INH		CLRA 1 INH		set offset Offset
		DIR	3 0011	NEG 5 2 DIR			COM 2	LSR 2 DIR		ROR 2 DIR	ASR 2	~	7	~		INC 5 2 DIR	~		CLR 2 DIR	MODES	Relative Indexed, No Offset Indexed, 8-Bit Offset Indexed, 16-Bit Offset
	Branch	REL	0010	BRA 2 REL	BRN 2	BHI 2	BLS 3	BCC 3	~	BNE 3	ا م	BHCC 2 REL	BHCS 2	BPL 2 REL	~	BMC 3	BMS 2	BIL 3	BIH 2 REL	DRESSING	
	Bit Manipulation	DIR	0001	BSET0 2 DIR	BCLR0 2 DIR	BSET1	BSCLR1 2 DIR	BSET2 2 DIR	BCLR2 2 DIR	BSET3	BCLR3	BSET4	BCLR4 2 DIR	BSET5 2 DIR	BCLR5 2 DIR	BSET6 2 DIR	BCLR6 2 DIR	BSET7 2 DIR	BCLR7 2 DIR	ABBREVIATIONS FOR ADDRESSING MODES	TEL IX
	Bit Man	DIR	0000	BRSETO 3 DIR	BRCLR0	BRSET1	BRCLR1 3 DIR	BRSET2 3 DIR	BRCLR2 3 DIR	BRSET3	BRCLR3	BRSET4	BRCLR4 3 DIR	BRSET5		BRSET6	BRCLR6 3 DIR	BRSET7	BRCLR7 3 DIR	EVIATION	Inherent Immediate Direct Extended
			Lo _H	0000	1 0001	2 0010	3 0011	0100	5	0110	7	1000	9	A 0	B 101	၁ 10 10	٦ - 1	110 1110	T :	ABBR	EXT

3.5 Low-Power Modes

The following paragraphs describe the STOP and WAIT modes. (See also **5.2 Data-Retention Mode**.)

3.5.1 STOP Mode

The STOP instruction places the MCU in its lowest power-consumption mode. In STOP mode, the internal oscillator turns off, halting all internal processing including capture/compare timer operation and computer operating properly (COP) timeout operation. (See Figure 3-8.)




Figure 3-8. STOP Function Flowchart

During STOP mode, the ICIE, OCIE, and TOIE bits in the capture/compare timer control register are cleared to disable timer interrupts. The capture/compare timer prescaler is cleared. The interrupt mask (I-bit) in the condition code register is cleared to enable external interrupts. All other registers and memory locations remain unchanged. All I/O lines remain unchanged. The MCU can be brought out of STOP mode only by an external interrupt or a reset. An external interrupt automatically loads the program counter with the contents of \$1FFA and \$1FFB, the location of the vector address of the interrupt service routine. A reset automatically loads the program counter with the contents of \$1FFE and \$1FFF, the location of the vector address of the reset service routine.

3.5.2 WAIT Mode

The WAIT instruction places the MCU in an intermediate power-consumption mode. All CPU action stops, but the capture/compare timer remains active. An interrupt from the capture/compare timer can cause the MCU to exit WAIT mode. (See Figure 3-9.)

The COP watchdog is not disabled in WAIT mode. The user should exit from WAIT and reset the COP timer before timeout to prevent a watchdog reset.




Figure 3-9. WAIT Function Flowchart

During WAIT mode, the interrupt mask (I-bit) in the condition code register is cleared to enable interrupts. All other registers, memory locations, and I/O lines remain in their previous states.

SECTION 4 RESETS AND INTERRUPTS

This section describes the three ways that the CPU can be reset and the three kinds of interrupts.

4.1 Resets

A reset immediately stops execution of the current instruction. A reset forces the program counter to a known starting address and forces certain control and status bits to known conditions. The CPU can be reset three ways:

- Initial power-up (power-on reset)
- An external, logical zero signal on the reset pin (RESET)
- Timeout of the COP watchdog timer

NOTE

The current instruction is the one already fetched and being operated on.

The following internal actions occur as a result of any CPU reset:

- All implemented data direction register bits are cleared to zero, so that the corresponding I/O pins become high-impedance inputs.
- The stack pointer is loaded with \$FF.
- The interrupt mask is set, inhibiting interrupts.
- The capture/compare timer clock divider stages are reset. The capture/compare timer is loaded with \$FFFC. The output compare bit (TCMP) and the output level bit (OLVL) are cleared. All capture/compare timer interrupt enable bits (ICIE, OCIE, and TOIE) are cleared to disable timer interrupts.
- The STOP latch is cleared to enable MCU clocks.
- The WAIT latch is cleared to wake the CPU from the WAIT mode.
- The program counter is loaded with the user-defined reset vector address; the high byte of the program counter is loaded with the contents

of location \$1FFE, and the low byte of the program counter is loaded from location \$1FFF.

4.1.1 Power-On Reset (POR)

An internal reset is generated on power-up when a positive transition occurs on V_{DD} . The power-on reset is strictly for power turn-on conditions and cannot be used to detect a drop in the power supply voltage.

To allow the clock generator to stabilize, there is a $4064~t_{cyc}$ (internal clock cycle) delay after the oscillator becomes active. If the \overline{RESET} pin is at logical zero at the end of 4064 t_{cyc} , the CPU remains in the reset condition until \overline{RESET} goes to logical one.

4.1.2 External RESET Input

The CPU is reset when a logical zero is applied to the RESET input for a period of one and one-half internal clock cycles (t_{cyc}). The RESET input consists of a Schmitt trigger that senses the logic level at the RESET pin.

RESET is an input-only pin and does not become active (go to logical zero) when an internal reset (power-on reset or computer operating properly watchdog reset) is generated.

4.1.3 Computer Operating Properly (COP) Reset

The MCU contains a watchdog timer as a factory-set mask option that automatically times out if not cleared within a specific time by a program sequence. The COP watchdog timer system is used to detect software errors. If the COP watchdog timer is allowed to time out, an internal reset is generated. The COP is implemented with an 18-stage ripple counter that provides a timeout period of 65.5 ms at an internal clock rate of 2 MHz. When the COP times out, an internal reset occurs, and the MCU is reinitialized in the same fashion as a power-on reset or external reset. A COP reset is prevented by writing a zero to bit 0 (COPR) of the COP control register at location \$1FF0. Writing a zero to COPR resets the counter and begins the timeout period again.

The COP register is a write-only register that is used to prevent a COP watchdog timeout. Reading this location returns the contents of a ROM location. Figure 4-1 shows the COP register.




Figure 4-1. COP Control Register

COPR — COP Timer Reset

Periodically writing a zero to COPR prevents the COP watchdog timer from resetting the CPU.

4.2 Interrupts

An interrupt temporarily stops normal processing so that some unusual event can be processed. Unlike a reset, an interrupt does not stop the current instruction. An interrupt is considered pending until the current instruction is complete. There are three kinds of CPU interrupts:

- External interrupt If the interrupt mask is a logical zero, and the external interrupt pin (IRQ) goes to logical zero, then the CPU recognizes an external interrupt.
- Capture/compare timer interrupt When the interrupt mask is a logical zero, the CPU can recognize interrupts from the capture/compare timer.
 If one of the three timer interrupt flags (ICF, OCF, TOF) goes to logical one in the timer status register, and its corresponding interrupt enable bit (ICIE, OCIE, TOIE) in the timer control register is a logical one, a timer interrupt is requested.
- Software interrupt The software interrupt is an executable instruction. It is executed regardless of the state of the interrupt mask.

The following internal actions occur as a result of any CPU interrupt:

- CPU register contents are stored on the stack in the order PCL, PCH, X, A, CCR.
- The interrupt mask is automatically set to prevent additional interrupts.
- An interrupt vector is fetched that causes processing to continue at the starting address of the interrupt routine.
- The RTI (return from interrupt) instruction causes the register contents to be recovered from the stack in the order CCR, A, X, PCH, PCL. Normal processing resumes.

Figure 4-2 shows the stacking and recovery sequence.




Figure 4-2. Interrupt Stacking Order

As each instruction is completed, the CPU checks for the presence of enabled external interrupt requests and enabled timer interrupt requests. For an external interrupt request to be recognized, the interrupt mask (I-bit) in the condition code register must be a logical zero. If the interrupt mask is set or if no qualified interrupt request is pending, the processor fetches and executes the next program instruction.

For a timer interrupt request to be recognized, the interrupt mask must be a logical zero, and the corresponding interrupt enable bit (OCIE, ICIE, or TOIE) in the timer control register must be a logical one. If the interrupt mask is set or if no qualified interrupt request is pending, the processor fetches and executes the next program instruction.

If both an external interrupt and a capture/compare timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first.

A software interrupt (SWI) is executed as an instruction, regardless of the state of the interrupt mask. Figure 4-3 shows how interrupts relate to normal instruction execution. CPU control logic determines sequence of operations.

4.2.1 External Interrupt

The CPU recognizes an external interrupt when the external interrupt pin (IRQ) goes to a logical zero while the interrupt mask (I-bit) is at logical zero. The current state of the CPU is pushed onto the stack, and the interrupt mask is set to inhibit further interrupts until the present one is serviced. The address of the interrupt service routine is contained in memory locations \$1FFA and \$1FFB.




Figure 4-3. Reset and Interrupt Flowchart

Either an edge-sensitive and level-sensitive trigger or an edge-sensitive-only trigger is available as a factory-set mask option. Figure 4-4 shows the internal logic of this mask option. The internal interrupt latch is cleared while the interrupt vector is being fetched. During the interrupt service routine, a new interrupt request can be initiated and latched. As soon as the interrupt mask is

cleared (usually during the return from interrupt), the latched request is recognized and serviced.

The level-sensitive trigger option allows multiple interrupt sources to be wire-ORed to the IRQ pin. As long as any source is holding the IRQ pin at logical zero, an external interrupt request is considered to be pending.




Figure 4-4. IRQ Mask Option Logic

4.2.2 Software Interrupt (SWI)

The SWI is an executable instruction. The SWI instruction is executed regardless of the state of the interrupt mask (I-bit) in the condition code register. The address of the SWI interrupt service routine is in memory locations \$1FFC and \$1FFD.

4.2.3 Capture/Compare Timer Interrupt

Three interrupts can be generated by the capture/compare timer when the interrupt mask (I-bit) is a logical zero. When one of the three timer interrupt flags in the timer status register is at logical one, and the corresponding interrupt enable flag in the timer control register is at logical one, the CPU recognizes a timer interrupt. (See **SECTION 6 CAPTURE/COMPARE TIMER** for more information.) All three timer interrupts use the same interrupt vector at \$1FF8 and \$1FF9.

SECTION 5 MEMORY

This section describes the organization of the on-chip memory. The CPU of the MC68HC05P4 MCU can address 8K bytes of memory space.

5.1 Memory Map

The program counter normally advances one address at a time through the on-chip memory, reading the instructions and data necessary to execute the program. The ROM portion of memory holds the program instructions, user-defined vectors, and service routines. The RAM portion of memory holds variable data. I/O, control, and status registers are memory-mapped so that the CPU can access their locations the same way it accesses any other memory location.

On-chip ROM includes 4160 bytes of factory-programmed memory for storage of application program instructions and fixed data. The last eight memory addresses (\$1FF8-\$1FFF) are ROM addresses that contain user-defined vectors for servicing interrupts and resets. When ordering the MCU, the user specifies the instructions and data to be programmed into the user ROM.

The 240 bytes between \$1F00 and \$1FEF are reserved ROM addresses that contain the instructions for a series of self-check tests.

The MCU has 176 bytes of fully static read-write memory for storage of variable and temporary data during program execution. The CPU uses the top 64 RAM addresses (\$00C0-\$00FF) for the stack. The CPU uses the stack to save CPU register contents before processing an interrupt or subroutine call. The stack pointer decrements during pushes and increments during pulls.

The first 32 bytes of the memory space contain port data registers, port data direction registers, SIOP control, status, and data registers, and timer control, status, and counter registers.

Figure 5-1 is a memory map of the MCU, and Figure 5-2 is a more detailed memory map of the 32-byte I/O register area.




Figure 5-1. MC68HC05P4 Memory Map

NOTE

Using the stack area for data storage or as a temporary work area requires care to prevent data from being overwritten due to stacking from an interrupt or subroutine call.

5-2

	Bit 7	6	5	4	3	2	1	Bit 0	
\$0000	1/0	1/0	I/O	I/O	1/0	1/0	1/0	I/O	PORTA
	3 PA7	4 PA6	5 PA5	6 PA4	7 PA3	8 PA2	9 PA1	10 PA0	PORT A PIN NUMBERS (REF.) PORT A PIN NAMES (REF.)
\$0001	1/0	1/0	I/O	0	0	0	0	0	PORTB
	13 PB7/SCK	12 PB6/SDI	11 PB5/SDO	-	_	-	-	-	PORT B PIN NUMBERS (REF.) PORT B PIN NAMES (REF.)
\$0002	1/0	1/0	1/0	1/0	I/O	I/O	1/0	1/0	PORTC
	15 PC7	16 PC6	17 PC5	18 PC4	19 PC3	20 PC2	21 PC1	22 PC0	PORT C PIN NUMBERS (REF.) PORT C PIN NAMES (REF.)
\$0003	I only	0	1/0	1	0	0	0	0	PORTD
	25 PD7/TCAP	-	23 PD5	_	-	-	-		PORT D PIN NUMBERS (REF.) PORT D PIN NAMES (REF.)
\$0004	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0	DDRA
\$0005	DDRB7	DDRB6	DDRB5	1	1	1	1	1	DDRB
\$0006	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0	DDRC
\$0007	0	0	DDRD5	0	0	0	0	0	DDRD
\$0008									Unused
\$0009									Unused
\$000A	0	SPE	0	MSTR	0	0	0	0	SCR
\$000B	SPIF	DCOL]	SSR
\$000C	Bit 7							Bit 0	SDR
\$000D									Unused
\$000E									Unused
\$000F									Unused
\$0010									Unused
\$0011									Unused
\$0012	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL	TCR
\$0013	ICF	OCF	TOF	0	0	0	0	0	TSR
\$0014	Bit 15							Bit 8	TCAP (HIGH)
\$0015	Bit 7							Bit 0	TCAP (LOW)
\$0016	Bit 15							Bit 8	TCMP (HIGH)
\$0017	Bit 7							Bit 0	TCMP (LOW)
\$0018	Bit 15							Bit 8	TCNT (HIGH)
\$0019	Bit 7							Bit 0	TCNT (LOW)
\$001A	Bit 15							Bit 8	ALTCNT (HIGH)
\$001B	Bit 7							Bit 0	ALTCNT (LOW)
\$001C									Unused
\$001D									Unused
\$001E									Unused
\$001F									RESERVED
	Bit 7	6	5	4	3	2	1	Bit 0	
\$1FF0			- DEADS			ATION!	_	COPR	COP

READS ACCESS A ROM LOCATION; WRITES ACCESS THE COP WATCHDOG RESET LOGIC.

Figure 5-2. I/O and Control Register Summary

5.2 Data-Retention Mode

In data-retention mode, the MCU retains RAM contents and CPU register contents at V_{DD} voltages as low as 2.0 Vdc. The \overline{RESET} line must be driven to logical zero before the V_{DD} voltage is lowered, and \overline{RESET} must remain low continuously during data-retention mode. The data-retention feature allows the MCU to be left in a low power-consumption mode during which data is held, but the CPU cannot execute instructions. To exit the data-retention mode, V_{DD} must be returned to its normal operating voltage before allowing \overline{RESET} to go to logical one.

SECTION 6 CAPTURE/COMPARE TIMER

This section describes the operation of the capture/compare timer. The capture/compare timer provides a means to latch the times at which external events occur, to measure input waveforms, and to generate output waveforms and timing delays. A 16-bit free-running counter, preceded by a prescaler that divides the internal clock by four, provides the timing reference for the input capture and output compare functions.

PD7/TCAP is the input pin for the input capture function, and TCMP is the output pin for the output compare function. The timer uses 10 addressable 8-bit registers:

- Counter high register (\$18)
- Counter low register (\$19)
- Alternate counter high register (\$1A)
- Alternate counter low register (\$1B)
- Input capture high register (\$14)
- Input capture low register (\$15)
- Output compare high register (\$16)
- Output compare low register (\$17)
- Timer control register (\$12)
- Timer status register (\$13)

Since the capture/compare timer has a 16-bit architecture, the counter values and the capture and compare values are stored in pairs of 8-bit registers. One of the 8-bit registers contains the high byte, and the other contains the low byte.

Figure 6-1 shows the structure of the capture/compare timer.




Figure 6-1. Capture/Compare Timer Block Diagram

6.1 Input Capture Operation

The input capture feature provides a means to record the time at which an external event occurs. When the timer detects a selected (negative-going or positive-going) edge on the TCAP pin, it latches the contents of the free-running counter into the input capture register. The IEDG bit in the timer control register allows software to select the edge polarity that triggers the input capture function. The ICIE bit in the timer control register allows software to determine whether or not the input capture function generates a hardware interrupt request. (See Figure 6-2.)




Figure 6-2. Input Capture Operation

Latching the counter values at successive edges of the same polarity measures the period of the input signal on the TCAP pin. Latching the counter values at successive edges of opposite polarity measures the pulse width of the signal.

6.2 Output Compare Operation

The output compare feature provides a means to generate an output signal when the free-running counter reaches a selected value. The selected value is written into the output compare register. On every fourth internal clock cycle the capture/compare timer compares the value of the free-running counter to the contents of the output compare register. When a match occurs, the timer transfers the output level bit (OLVL) from the timer control register to the TCMP output pin and sets the output compare flag (OCF), which optionally generates an interrupt. (See Figure 6-3.)




Figure 6-3. Output Compare Operation

The programmer can use the output compare register to measure time periods or to generate timing delays. Another use of the output compare feature is to generate a pulse of specific duration or a pulse train of specific frequency and duty cycle on the TCMP pin.

6.3 Timer Counter

The key element in the programmable capture/compare timer is a 16-bit, free-running counter, preceded by a prescaler that divides the internal clock by four. Software can read the counter at any time without affecting its counting sequence.

The high and low bytes of the free-running counter can be read from the counter register at locations \$18 and \$19 or from the counter alternate register at locations \$1A and \$1B. (See Figure 6-4.) Reading the counter register low byte is one step in the procedure for clearing the timer overflow flag (TOF), but reading the counter alternate register does not affect TOF. Therefore, the counter alternate register can be read at any time without risk of missing timer overflow interrupts due to a cleared TOF. Normally, the timer counter is read from the counter alternate register unless the read sequence is intended to clear TOF.

To prevent interrupts from occurring between readings of the high and low bytes of the counter register or counter alternate register, the interrupt mask (I-bit) can be set before reading the high byte and cleared after reading the low byte.





Figure 6-4. Counter Register/Counter Alternate Register

Reading the high byte of the counter register or counter alternate register accesses the high byte value at the time of the read and causes the low byte to be latched into a buffer. (See Figure 6-5.) This buffer value remains fixed after the first high-byte read, even if the high byte is read more than once. The buffer is accessed when the read sequence is completed by reading the low byte of the counter register or the counter alternate register. If the high byte is read, the low byte must also be read to complete the read sequence.



[1]LSB latch is normally transparent, becomes latched when high byte of counter is read, and becomes transparent again when low byte of counter is read.

Figure 6-5. 16-Bit Counter Reads

The free-running counter is preset to \$FFFC during reset and is always a read-only register. During a power-on reset, the counter is preset to \$FFFC and begins running after the oscillator startup delay. Because the free-running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the counter repeats every 262,144 internal clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt is requested when counter rollover occurs if the timer overflow interrupt enable bit (TOIE) is set.

6.4 Output Compare Register

The high and low bytes of the output compare register are at memory locations \$16 and \$17. (See Figure 6-6.) All bits are readable and writable and are not altered by the capture/compare timer hardware or by a reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.




Figure 6-6. Input Capture Register

The output compare register contents are continually compared with the contents of the free-running counter. When a match occurs, the output compare flag (OCF) is set, and the OLVL bit is clocked to the TCMP output pin. OLVL appears on TCMP whether or not OCF was previously set. An output compare interrupt is enabled if the output compare interrupt enable bit (OCIE) is set. The output compare register values and the output level bit are typically changed after each successful comparison to establish a new timeout period. Writing to either byte of the output compare register does not affect the other byte.

Writing the high byte of the output compare register inhibits the output compare function until the low byte is also written. Both bytes must be written if the high byte is written first. Writing only the low byte does not inhibit the output compare function.

6.5 Input Capture Register

The high and low bytes of the input capture register are at memory locations \$14 and \$15. (See Figure 6-7.) The input capture register is a read-only register and is not affected by a reset.




Figure 6-7. Output Compare Register

When the input capture edge detector senses a defined transition on the TCAP pin, the input capture flag (ICF) is set, and the input capture register latches the value of the free-running counter. The counter contents are transferred to the input capture register on every defined signal transition whether or not ICF was previously set. The input capture register always contains the free-running counter value at the time of the most recent input capture. The polarity of the level transition that triggers the counter capture is defined by the input edge bit (IEDG).

The counter increments every fourth cycle of the internal clock. The counter value latched into the input capture register is one count more than the count at the time of the last rising edge of the clock before the defined transition on the TCAP pin occurred. This delay is required for internal synchronization.

Reading the high byte of the input capture register inhibits the input capture function until the low byte is also read. Both bytes must be read if the high byte is read first. Reading only the low byte does not inhibit the input capture function.

NOTE

To prevent interrupts from occurring between readings of the high and low bytes of the input capture register, the interrupt flag can be set before reading the high byte and cleared after reading the low byte.

6.6 Timer Status Register (TSR)

TSR is a read-only register with three status flags that indicate the following conditions:

- A selected transition occurred at the TCAP pin, and the contents of the free-running counter were transferred to the input capture register.
- A match occurred between the free-running counter and the output compare register, and the OLVL bit was transferred to the TCMP pin.
- A free-running counter transition from \$FFFF to \$0000 occurred.




Figure 6-8. Timer Status Register

ICF — Input Capture Flag

ICF is automatically set when an edge of the selected polarity occurs on TCAP. The flag is cleared by reading the low byte (\$15) of the input capture register after reading TSR with ICF set.

OCF — Output Compare Flag

OCF is automatically set when the value of the free-running counter matches the contents of the output compare register. The flag is cleared by accessing the low byte (\$17) of the output compare register after reading TSR with OCF set.

TOF — Timer Overflow Flag

TOF is automatically set when the free-running counter changes from \$FFFF to \$0000. The flag is cleared by accessing the low byte (\$19) of the free-running counter after reading TSR with TOF set.

Bits 4-0 — Not used; always read zero

Reading the capture/compare timer status register is the first step in clearing a status bit. The remaining step is to access the low byte of the register associated with the status bit.

A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. TOF could unintentionally be cleared by reading TSR and the low byte of the free-running counter, but not for the purpose of servicing the flag.

The counter alternate register at locations \$1A and \$1B contains the same value as the counter register at locations \$18 and \$19. Reading the counter alternate register has no effect on TSR. Therefore, the counter alternate register can be read at any time without clearing TOF.

6.7 Timer Control Register (TCR)

TCR is a read/write register with five control bits. Three bits control interrupts associated with the TSR flags ICF, OCF, and TOF. Another bit determines the edge polarity (positive-going or negative-going) that activates the input capture edge detector. Another bit determines the output level to be clocked onto TCMP when a successful output compare occurs.

Bit 7	6	5	4	3	2	1	Bit 0	
ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL	\$12 TCR
0	0	0	0	0	0	U	0	RESET CONDITION
(U = UNA	FFFCTFD	١						

Figure 6-9. Timer Control Register

ICIE — Input Capture Interrupt Enable

1 = ICF interrupt enabled

0 = ICF interrupt disabled

OCIE — Output Compare Interrupt Enable

1 = OCF interrupt enabled

0 = OCF interrupt disabled

TOIE — Timer Overflow Interrupt Enable

1 = TOF interrupt enabled

0 = TOF interrupt disabled

IEDG — Input Edge

This bit determines which level transition on the TCAP pin triggers a free-running counter transfer to the input capture register.

- 1 = Positive edge (low level to high level)
- 0 = Negative edge (high level to low level)

OLVL — Output Level

This bit determines the output level on the TCMP pin when a successful output compare occurs.

- 1 = High output
- 0 = Low output

Bits 4, 3, and 2 — Not used; always read zero

6.8 Timer during WAIT Mode

The internal clock halts during WAIT mode, but the capture/compare timer and COP counter remain active. An interrupt from the capture/compare timer causes the processor to exit WAIT mode.

6.9 Timer during STOP Mode

In STOP mode, the capture/compare timer stops counting and holds the last count value. If \overline{IRQ} is used to exit STOP mode, the timer resumes counting from the count value that was present when STOP mode was entered. If \overline{RESET} is used, the counter is forced to \$FFFC.

If a defined transition occurs on the TCAP pin during STOP mode, ICF goes high as soon as an external interrupt brings the MCU out of STOP mode. If a power-on reset or a logical zero on the RESET pin brings the MCU out of STOP mode, all timer interrupt enable bits are cleared.

SECTION 7 SERIAL I/O PORT SYSTEM (SIOP)

This section describes the serial I/O port system. The SIOP provides for simple high-speed synchronous serial data transfer to allow the MCU to communicate with peripheral devices. The SIOP can be used with simple shift registers to





Figure 7-1. Serial I/O Port (SIOP) Block Diagram

increase the number of parallel I/O pins controlled by the MCU. More powerful peripherals such as analog-to-digital (A/D) converters and real-time clocks are also compatible with this interface. A factory-set mask option in the MC68HC05P4 allows the SIOP to transfer data MSB first or LSB first. Figure 7-1 shows the structure of the SIOP system.

The SIOP data register in a master MCU and the SIOP data register in a slave MCU are connected to form a 16-bit circular shift register. During an SIOP transfer, the master shifts out the contents of its SIOP data register on its SDO pin. At the same time, the slave MCU shifts out the contents of its SIOP data register on its SDO pin, so that the master and slave exchange the contents of their data registers. (See Figure 7-2.)



NOTE: Both MC68HC05P4 devices shown have the MSB-first mask option.

Figure 7-2. SIOP Shift Register Operation

Many simple slave devices are designed to only receive data from a master or to only supply data to a master. For example, when a serial-to-parallel shift register is used as an 8-bit output port, the master MCU initiates transfers of 8-bit data values to the shift register. Since the serial-to-parallel shift register does not send any data to the master, the MCU ignores whatever it receives as a result of the transmission.

The SIOP system is simpler than the SPI system on some other Motorola MCUs. The polarity of the serial clock (SCK) is fixed. There is no slave select pin on the SIOP system, and the direction of serial data does not automatically switch as on the SPI because the SIOP is not intended for use in multimaster systems.

Most applications use one MCU as the master to initiate and control data transfer between one or more slave peripheral devices.

7.1 SIOP Pin Descriptions

PB7/SCK, PB6/SDI, and PB5/SDO form the 3-bit shared-function I/O port B. Port B can be either the SIOP or a general-purpose I/O port.

When bit 6 (SPE) of the SIOP control register (SCR) is a logical one, port B is dedicated to SIOP functions. When SPE is cleared, port B reverts to standard parallel I/O without affecting the port B data register or data direction register.

After SPE is set, the SDO output driver can be disabled by writing a zero to DDRB5, configuring SDO as a high-impedance input.

NOTE

Port B should not be used for general-purpose I/O while the SIOP system is enabled.

When the master mode select (MSTR) bit of the SIOP control register is set, the SIOP is configured for master mode. The SCK pin is an output whose signal is derived from the internal clock. SDI is the serial input, and SDO is the serial output. The master MCU initiates and controls the transfer of data to and from one or more slave peripheral devices. In master mode, a transmission is initiated by writing to the SIOP data register (SDR). Data written to SDR is parallel-loaded and shifted out serially to the slave device(s). MSTR may be set regardless of the state of SPE.

When MSTR is a logical zero, the SIOP is configured for slave mode. SDI and SDO have the same functions that they do in master mode, but SCK is configured as an input.

7.1.1 SIOP Clock

SCK synchronizes the movement of data into and out of the MCU through the SDI and SDO pins. In master mode, the SCK pin is an output. The transmission rate for master mode is one-fourth the internal clock rate. For example, if the OSC1 input frequency is 4 MHz, the internal clock frequency is 2 MHz, and the SCK frequency is 0.5 MHz.

In slave mode, the SCK pin is an input. The maximum SCK input rate for slave mode is the internal clock divided by four. There is no minimum SCK frequency for slave mode.

Figure 7-3 shows the timing relationships between SCK, SDI, and SDO. The state of SCK between transmissions is logical one. The first falling edge of SCK signals the beginning of a transmission, and data is presented to the SDO pin on the falling edge of SCK. Data is captured at the SDI pin on the rising edge of SCK, and the transmission is ended on the eighth rising edge of SCK.




Figure 7-3. SIOP Data/Clock Timing Diagram

7.1.2 SIOP Data Input

The SDI pin becomes a serial input as soon as the SIOP is enabled. As shown in Figure 7-3, valid SDI data must be present for an SDI setup time before the rising edge of SCK and remain valid for an SDI hold time after the rising edge of SCK. (See 9.8 SIOP Timing ($V_{DD} = 5.0 \text{ Vdc}$) and 9.9 SIOP Timing ($V_{DD} = 3.3 \text{ Vdc}$).)

7.1.3 SIOP Data Output

The SDO pin becomes a serial output as soon as the SIOP is enabled. Before a transfer, the state of the SDO pin reflects the value of the last bit received on the previous transmission, if one occurred. To preset the beginning state, PB5 can be written before the SIOP is enabled. SDO cannot be used as a standard output while the SIOP is enabled, because it is coupled to the last stage of the serial shift register. On the first falling edge of SCK, the first data bit to be shifted out is presented to the SDO pin.

7.2 SIOP Control Register (SCR)

SCR is a read/write register containing only two bits. (See Figure 7-4.) One bit enables the SIOP, and the other configures the SIOP for master or slave mode.




Figure 7-4. SIOP Control Register

SPE - Serial Port Enable

SPE is readable and writable any time, but clearing SPE during a transmission aborts the transmission, resets the bit counter, and returns port B to its normal I/O function.

- 1 = Enables the SIOP and initializes the port B data direction register such that SCK is an input (in slave mode) or an output (in master mode), SDI is an input, and SDO is an output
- 0 = Disables the SIOP and returns port B to its normal I/O function

MSTR — Master Mode Select

Clearing MSTR aborts any transmission in progress.

- 1 = Configures SIOP as a master
- 0 = Configures SIOP as a slave

Bits 7, 5, and 3-0 — Not used; always read zero

7.3 SIOP Status Register (SSR)

SSR is a read-only register containing only two bits. (See Figure 7-5.) One bit indicates that an SIOP transfer is complete, and the other indicates that an invalid access of the SDR occurred while a transfer was in progress.




Figure 7-5. SIOP Status Register

SPIF — SIOP Peripheral Interface Transfer Complete Flag

SPIF is automatically set on the eighth rising edge of SCK and indicates that a data transfer took place. SPIF does not inhibit further transmissions and can be ignored in master mode. The flag is cleared by reading SSR while SPIF is set, and then reading or writing SDR. SPIF is also cleared by a reset.

DCOL — Data Collision Flag

DCOL is automatically set if SDR is accessed while a data transfer is in progress. Reading or writing SDR while a data transfer is in progress results in invalid data being transmitted or read. The flag is cleared by reading SSR with SPIF set, and then reading or writing SDR. To clear DCOL when SPIF is not set, the SIOP must be turned off by writing a zero to SPE and then turned back on by writing a one to SPE. If the clearing sequence is not completed before another transmission starts, DCOL is set again. DCOL is also cleared by a reset.

Bits 5–0 — Not used; always read zero

7.4 SIOP Data Register (SDR)

SDR is both the transmit and receive data register. (See Figure 7-6.)




Figure 7-6. SIOP Data Register

This register is not double buffered, i.e., writing to SDR overwrites the previous contents. Reading or writing to SDR while a transmission is in progress can cause invalid data to be transmitted or received. SDR can be read and written only when the SIOP is enabled (SPE = 1).

SECTION 8 SELF-CHECK MODE

This section describes how to use the self-check mode to test the operation of the MCU.

8.1 Self-Check Circuit

The self-check function determines if the MCU is functioning properly. The self-check circuit is shown in Figure 8-1. If 9 Vdc is applied to the IRQ pin, and a logical one is applied to the TCAP/PD7 pin, the MCU enters the self-check mode when reset. Port C pins PC3-PC0 are monitored for the self-check results. The following six tests are performed automatically in self-check mode:

- I/O Functional test of ports A, B, and C
- RAM Counter test for each RAM byte
- ROM Checksum of entire ROM pattern
- Capture/compare timer Test of counter register and OCF bit
- Interrupts Test of external and capture/compare timer interrupts
- SIOP Test of data transmission from SDO to SDI in master mode

8.2 Self-Check Results

Table 8-1 gives the codes displayed by the light-emitting diodes to indicate the self-check results.

PC3 PC2 PC1 PC0 Remarks 0 0 Bad I/O 1 1 1 0 Bad RAM Bad Capture/Compare Timer 1 0 1 1 1 1 **Bad ROM** 1 1 0 **Bad SIOP** 1 Bad Interrupts or IRQ Request Flashing **Good Device** All Others Bad Device, Bad Port C, etc.

Table 8-1. Self-Check Results

NOTE: Zero indicates LED is on; 1 indicates LED is off.




Figure 8-1. Self-Check Circuit Schematic

SECTION 9 ELECTRICAL SPECIFICATIONS

This section contains MCU electrical specifications and timing information.

9.1 Maximum Ratings

The MCU contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than those shown in Table 9-1. For proper operation, it is recommended that V_{in} and V_{out} be kept within the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Reliability of operation is enhanced if unused inputs are connected to an appropriate logical voltage level (e.g., either V_{SS} or V_{DD}).


Table 9-1. Maximum Ratings

Rating	Symbol	Value	Unit
Supply voltage	VDD	-0.3 to +7.0	٧
Input voltage	Vin	V _{SS} - 0.3 to V _{DD} + 0.3	٧
Self-check mode (IRQ pin only)	Vin	Vss - 0.3 to 2 × Vpp + 0.3	٧
Current drain per pin (excluding V _{DD} and V _{SS})	ı	25	mA
Operating temperature range	TA	T _L to T _H	℃
MC68HC05P4P (Standard)		0 to 70	
MC68HC05P4CP (Extended)		-40 to +85	
Storage temperature range	T _{stg}	-65 to +150	ဇ

9.2 Thermal Characteristics

Table 9-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance	Reja		°C/W
Plastic DIP		60	



V _{DD} = 4.5	V		
Pins	R1	R2	С
PA7-PA0	3.26 kΩ	2.38 kΩ	50 pF
PB5-PB0			
PC7-PC0			
PD5, TCMP			
$V_{DD} = 3.0$	٧		
Pins	R1	R2	С
PA7-PA0	10.91 kΩ	6.32 kΩ	50 pF
PB7-PB5			
PC7-PC0			
PD5, TCMP			

Figure 9-1. Test Load

9.3 Power Considerations

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times R_{\theta J A}) \tag{1}$$

where:

T_A = Ambient temperature in °C

R_{0.IA} = Package thermal resistance, junction-to-ambient in °C/W

 $P_D = P_{INT} + P_{I/O}$

 $P_{INT} = I_{DD} \times V_{DD}$, watts — chip internal power

P_{I/O} = Power dissipation on input and output pins — user-determined

For most applications $P_{I/O} \ll P_{INT}$ and can be neglected.

The following is an approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected):

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + R_{\theta JA} \times P_D$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D are constant P_D and P_D are constant P_D and P_D are constant P_D and P_D are constant P_D and P_D are constant P_D and P_D are constant P_D and P_D are constant P_D are constant P_D and P_D are constant P_D and P_D are constant P_D are constant P_D and P_D are constant P_D are constant P_D and P_D are constant P_D are constant P_D are constant P_D and P_D are constant P_D are consta

9.4 DC Electrical Characteristics ($V_{DD} = 5.0 \text{ Vdc}$)

Table 9-3. DC Electrical Characteristics ($V_{DD} = 5.0 \text{ Vdc}$)

 $(VDD = 5.0 \text{ Vdc} \pm 10\%, \text{ Vss} = 0 \text{ Vdc}, \text{ TA} = \text{TL to TH}, \text{ unless otherwise noted})$

Characteristic	Symbol	Min	Тур	Max	Unit
Output voltage (I _{Load} ≤ 10.0 μA)	Vol	-	-	0.1	٧
	Vон	V _{DD} - 0.1	-	-	
Output high voltage (ILoad = 0.8 mA)	Vон				٧
PA7-PA0, PB7-PB5, PC7-PC0, PD5, TCMP		V _{DD} - 0.8	-	-	
Output low voltage (I _{Load} = 1.6 mA)	Vol	-	-	0.4	٧
PA7-PA0, PB7-PB5, PC7-PC0, PD5, TCMP					
Input high voltage	ViH	0.7×V _{DD}	-	V _{DD}	٧
PA7-PA0, PB7-PB5, PC7-PC0, PD5, PD7/TCAP,					
ĪRQ, RESET, OSC1					
Input low voltage	VIL	Vss	_	0.2 × VDD	٧
PA7-PA0, PB7-PB5, PC7-PC0, PD5, PD7/TCAP,					
ĪRQ, RESET, OSC1					
Data-retention mode supply voltage (0 to 70°C)	VRM	2	_	_	٧
Supply current (See NOTES.)	IDD				
RUN		-	TBD	TBD	mA
WAIT		-	TBD	TBD	mA
STOP					μA
25°C		_	TBD	TBD	μA
0 to 70°C (standard)		_	_	TBD	•
I/O ports hi-Z leakage current	IIL	-	-	±10	μΑ
PA7PA0, PB7PB5, PC7PC0, PD5			!		
Input current	lin	_	_	±1	μΑ
RESET, IRQ, OSC1, PD5, PD7/TCAP					
Capacitance					
Ports (as input or output)	Cout	-	-	12	pF
RESET, IRQ, PD5,PD7/TCAP	C _{in}		_	8	pF

- 1. Typical values at midpoint of voltage range, 25°C only.
- 2. RUN (operating) IDD, WAIT IDD measured using external square wave clock source (fosc = 4.2 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs, CL = 20 pF on OSC2.
- 3. WAIT IDD, STOP IDD: all ports configured as inputs, $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} 0.2 \text{ V}$.
- 4. STOP IDD measured with OSC1 = Vss.
- 5. Standard temperature range is 0 to 70°C.
- 6. WAIT IDD is affected linearly by the OSC2 capacitance.


9.5 DC Electrical Characteristics ($V_{DD} = 3.3 \text{ Vdc}$)

Table 9-4. DC Electrical Characteristics ($V_{DD} = 3.3 \text{ Vdc}$)

 $(VDD = 3.3 \text{ Vdc} \pm 10\%, \text{ Vss} = 0 \text{ Vdc}, \text{ TA} = \text{TL to TH} \text{ unless otherwise noted})$

Characteristic	Symbol	Min	Тур	Max	Unit
Output voltage (I _{Load} ≤ 10.0 μA)	VOL	_	_	0.1	٧
	Voн	V _{DD} - 0.1	_	-	
Output high voltage (I _{Load} = 0.2 mA)	Vон				٧
PA7-PA0, PB7-PB5, PC7-PC0, PD5, TCMP		V _{DD} - 0.3	_	_	
Output low voltage (ILoad = 0.4 mA)	Vol	_	-	0.3	٧
PA7-PA0, PB7-PB5, PC7-PC0, PD5, TCMP					
Input high voltage	ViH	0.7×V _{DD}	-	V _{DD}	٧
PA7-PA0, PB7-PB5, PC7-PC0, PD5, PD7/TCAP,					
ĪRQ, RESET, OSC1					
Input low voltage	VIL	Vss	_	0.2 × V _{DD}	٧
PA7-PA0, PB7-PB5, PC7-PC0, PD5, PD7/TCAP,					
ĪRQ, RESET, OSC1					
Data-retention mode supply voltage (0 to 70°C)	VRM	2.0	_	_	٧
Supply current (See NOTES.)	IDD				
RUN		_	TBD	TBD	mA
WAIT		_	TBD	TBD	mA
STOP					
25°C		_	TBD	TBD	μΑ
0 to 70°C (standard)		_	_	TBD	μΑ
I/O ports hi-Z leakage current	l _I L	-	_	±10	μА
PA7-PA0, PB7-PB5, PC7-PC0, PD5					
Input current	lin	_	-	±1	μА
RESET, IRQ, OSC1, PD5, PD7/TCAP					
Capacitance					
Ports (as input or output)	Cout	_	_	12	pF
RESET, IRQ, PD5, PD7/TCAP	Gin	-	_	8	рF

- 1. Typical values at midpoint of voltage range, 25°C only.
- 2. RUN (operating) IDD, WAIT IDD measured using external square wave clock source ($f_{OSC} = 4.2 \text{ MHz}$), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs, $C_L = 20 \text{ pF}$ on OSC2.
- 3. WAIT IDD, STOP IDD: all ports configured as inputs, $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} 0.2 \text{ V}$.
- 4. STOP IDD measured with OSC1 = Vss.
- 5. Standard temperature range is 0 to 70°C.
- 6. WAIT IDD is affected linearly by the OSC2 capacitance.




* At V_{DD} = 5.0 V, devices are specified and tested for $(V_{DD} - V_{OH}) \le 800 \text{ mV} @ I_{OH} = -0.8 \text{ mA}.$

At $V_{DD} = 3.3$ V, devices are specified and tested for $(V_{DD} - V_{OH}) \le 300 \text{ mV} @ I_{OH} = -0.2 \text{ mA}.$

Shaded area indicates variation in driver characteristics due to changes in temperature and for normal processing tolerances. Within the limited range of values shown, V vs. I curves are approximately straight lines.

Figure 9-2. Typical High-Side Driver Characteristics



 $V_{OL} \le 400 \text{ mV} @ I_{OL} = 1.6 \text{ mA}.$

* At V_{DD} = 3.3 V, devices are specified and tested for $V_{OL} \le$ 300 mV @ I $_{OL}$ = 0.4 mA.

Shaded area indicates variation in driver characteristics due to changes in temperature and for normal processing tolerances. Within the limited range of values shown, V vs. I curves are approximately straight lines.

Figure. 9-3. Typical Low-Side Driver Characteristics




Figure 9-4. Typical Supply Current vs Internal Clock Frequency




Figure 9-5. Maximum Supply Current vs Internal Clock Frequency

Table 9-5. Control Timing $(V_{DD} = 5.0 \text{ Vdc})$

 $(VDD = 5.0 \text{ Vdc} \pm 10\%, \text{ Vss} = 0 \text{ Vdc}, \text{ TA} = \text{TL to TH})$

Characteristic	Symbol	Min	Max	Unit
Oscillator frequency	fosc			
Crystal option		_	4.2	MHz
External clock option		dc	4.2	MHz
Internal operating frequency	fop			
Crystal (fosc + 2)		_	2.1	MHz
External clock (fosc + 2)		dc	2.1	MHz
Internal clock cycle time	tcyc	480	-	ns
RESET pulse width	tRL	1.5	_	tcyc
Capture/compare timer				
Resolution (See NOTE 1.)	tRESL	4.0	_	t _{cyc}
Input capture pulse width	tTH, tTL	125	-	ns
Input capture pulse period	tπ∟π∟	(See NOTE 2.)	_	t _{cyc}
Interrupt pulse width low (edge-triggered)	tiLiH	125	_	ns
Interrupt pulse period	tiLiL	(See NOTE 3.)	_	tcyc
OSC1 pulse width	tOH, tOL	90	_	ns

- 1. Since a 2-bit prescaler in the capture/compare timer must count four internal cycles (tcyc), this is the limiting minimum factor in determining the timer resolution.
- 2. The mimimum period tTLTL should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t_{cyc}.
- 3. The minimum period tILIL should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 tcyc.





Figure 9-6. TCAP Timing



- 1. Represents the internal clocking of the OSC1 pin.
- 2. IRQ pin edge-sensitive mask option.
- 3. IRQ pin level- and edge-sensitive mask option.
- 4. RESET vector address shown for timing example.

Figure 9-7. STOP Recovery Timing




Figure 9-8. External Interrupt Timing


9.7 Control Timing $(V_{DD} = 3.3 \text{ Vdc})$

Table 9-6. Control Timing $(V_{DD} = 3.3 \text{ Vdc})$

 $(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, \text{ Vss} = 0 \text{ Vdc}, \text{ TA} = \text{TL to TH.})$

Characteristic	Symbol	Min	Max	Unit
Oscillator frequency	fosc			
Crystal option		-	2.0	MHz
External clock option		dc	2.0	MHz
Internal operating frequency	fop			
Crystal (f _{osc} + 2)		-	1.0	MHz
External clock (fosc + 2)		dc	1.0	MHz
Cycle time	tcyc	1000	_	ns
STOP recovery startup time (crystal oscillator)	tilch	_	100	ms
RESET pulse width , excluding power-up	tRL	1.5	_	t _{cyc}
Capture/∞mpare timer				
Resolution (See NOTE 1.)	tRESL	4.0	_	t _{cyc}
Input capture pulse width	tπH, tπ∟	250	_	ns
Input capture pulse period	ttltl.	(See NOTE 2.)	_	t _{cyc}
Interrupt pulse width low (edge-triggered)	tiliH	250	_	ns
Interrupt pulse period	tiLiL	(See NOTE 3.)	_	t _{cyc}
OSC1 pulse width	tOH, tOL	200		ns


- 1. Since a 2-bit prescaler in the capture/compare timer must count four internal cycles (tcyc), this is the limiting minimum factor in determining the timer resolution.
- 2. The mimimum period ttlt should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 tcyc.
- 3. The minimum period tILIL should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 tcyc.



NOTES:

- 1. Internal clock, internal address bus, and internal data bus signals are not available externally.
- 2. An internal POR reset is triggered as $V_{\mbox{DD}}$ rises through a threshold (typically 1-2 V).

Figure 9-9. Power-On Reset Timing



- 1. Internal clock, internal address bus, and internal data bus signals are not available externally.
- 2. The next rising edge of the internal processor clock after the rising edge of RESET initiates the reset sequence.

Figure 9-10. External Reset Timing


Table 9-7. SIOP Timing $(V_{DD} = 5.0 \text{ Vdc})$

(VDD = 5.0 Vdc \pm 10%, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Master	fSIOP(M)	0.25	0.25	fop
Slave	fsiop(s)	dc	0.25	fop
Cycle time				
Master	tsck(M)	4.0	4.0	tcyc
Slave	tsck(s)	-	4.0	tcyc
Clock (SCK) low time (fop = 2.1 MHz)	tsckl	932	_	ns
SDO data valid time	t _V	_	200	ns
SDO hold time	tho	0	_	ns
SDI setup time	ts	100	_	ns
SDI hold time	th	100	_	ns

NOTES:

- 1. $f_{op} = f_{osc} + 2 = 2.1 \text{ MHz maximum}$; $t_{cyc} = 1 + f_{op}$.
- 2. In master mode, SCK is generated by dividing the internal clock (fop) by 4.



- 1. This diagram applies to both master and slave modes of the SIOP.
- 2. Bit order is shown for MSB-first mask option.

Figure 9-11. SIOP Timing

9.9 SIOP Timing ($V_{DD} = 3.3 \text{ Vdc}$)

Table 9-8. SIOP Timing $(V_{DD} = 3.3 \text{ Vdc})$

(VDD = 3.3 Vdc \pm 10%, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Master	fSIOP(M)	0.25	0.25	f _{op}
Slave	fSIOP(S)	dc	0.25	fop
Cycle time				
Master	tsck(M)	4.0	4.0	t _{cyc}
Slave	tsck(s)	_	4.0	t _{cyc}
Clock (SCK) low time (fop = 1.0 MHz)	tsckl	1980	_	ns
SDO data valid time	t _V	_	400	ns
SDO hold time	tho	0	_	ns
SDI setup time	ts	200	_	ns
SDI hold time	th	200	_	ns

NOTE: $f_{op} = 1.0 \text{ MHz maximum}$


SECTION 10 MECHANICAL SPECIFICATIONS

This section describes the dimensions of the dual in-line package (DIP) and small outline integrated circuit (SOIC) MCU packages.

10.1 Dual In-Line Package (DIP)

P SUFFIX

PLASTIC PACKAGE CASE 710-02




	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.21	1.435	1.465
В	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100	BSC
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24	BSC	0.600	BSC
M	00	15 ⁰	00	15 ⁰
N	0.51	1.02	0.020	0.040

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

Figure 10-1. Case 710-02 Dimensions

10.2 Small Outline Integrated Circuit (SOIC)

DW SUFFIXCASE 751F-02



- DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
- 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

İ	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	17.80	18.05	0.701	0.710
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27	BSC	0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

Figure 10-2. Case 751F-02 Dimensions

SECTION 11 ORDERING INFORMATION

This section describes the information needed to order the MCU ROM pattern media.

11.1 ROM Pattern Media

Ordering information can be delivered to Motorola in the following media:

- 1. MS™-DOS¹ or PC-DOS flexible disk (360K)
- 2. EPROM(s) 2764, MCM68764, MCM68766

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

11.1.1 Flexible Disks

A flexible disk containing the customer's program (using positive logic for address and data), may be submitted for pattern generation. The disk should be clearly labeled with the customer's name, data, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data is kept confidential and used to expedite the process in case of any difficulty with the pattern file.

MS-DOS is the Microsoft Disk Operating System. PC-DOS is the IBM®² Personal Computer (PC) Disk Operating System. Submitted disks must be standard density (360K) double-sided 5-1/4 in. disks. The disks must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC-style machines.

4

¹MS-DOS is a trademark of Microsoft, Inc.

²IBM is a registered trademark of International Business Machines Corporation.

11.1.2 EPROMs

A type 2764, 68764, or 68766 EPROM containing the customer's program (using positive logic for address and data), may be submitted for pattern generation. User ROM is programmed at EPROM addresses \$0020 through \$004F (page zero) and \$0100 through \$10FF with vectors at addresses \$1FF0 to \$1FFF. All unused bytes, including those in the user's space, must be set to zero. For shipment to Motorola, EPROMs should be packed securely in a conductive IC carrier. Styrofoam is not acceptable for shipment.

11.2 ROM Pattern Verification

11.2.1 Verification Media

All original pattern media are filed for contractual purposes and are not returned. A computer listing of the ROM code is generated and returned along with a listing verification form. The listing should be thoroughly checked, and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola programs the *customer-supplied* blank EPROMs or DOS disks from the data file used to create the custom mask.

11.2.2 ROM Verification Units (RVUs)

Ten RVUs containing the customer's ROM pattern are sent for program verification. These units are made using the custom mask, but are for the purpose of ROM verification only. For expediency, the RVUs are unmarked, packaged in ceramic, and tested with 5 V at room temperature. These RVUs are free of charge with the minimum order quantity, but are not production parts. RVUs are not backed or guaranteed by Motorola Quality Assurance.

11.3 MC Order Numbers

Table 11-1 provides ordering information for available package types.

Table 11-1. MC Order Numbers

Package Type	MC Order Number	
Plastic DIP	MC68HC05P4P	
SOIC	MC68HC05P4DW	

MC68HC05P4 MCU ORDERING FORM

DateCu	stomer PO Number			
Customer Company				
Address				
City	State	Zip		
Country				
Phone		Extension		
Customer Contact Person				
Customer Part Number (if applicable -	12 characters maximum) _			
Application				
SIOP Data Format: MSB First		COP Subsystem: Enable COP Subsystem		
LSB First		Disable COP Subsystem		
Internal Oscillator Input: Crystal/Resonator		Interrupt Trigger: Edge Sensitive		
Resistor		Edge/Level Sensitive		
Temperature Range: 0 to 70°C (Standard) -40 to +85°C Special Electrical Provisions: Pattern Media: MS-DOS Disk File PC-DOS Disk File	(Customer	specifications required) MCM68764 EPROM MCM68766 EPROM		
Other				
	(Requires prior f	actory approval)		
Device Marking: Motorola Standard Motorola Logo Motorola Part Nur Mask and Dateco Other	Devic	Standard with Customer Part Number Motorola Logo Motorola Part Number Customer Part Number Mask and Datecode ce marking other than the two standard s requires prior factory approval.		
Device to be tested to Motorola data sheet specifications. Customer part number, if used as part of marking, is for reference purposes only.				
(SIGNATURE)	(SIGNATURE) Device to be tested to customer specifications. (Customer specifications required)			
ONLY ONE SIGNATURE	S REQUIRED TO PR	OCESS THIS ORDERING FORM.		

MC68HC05P4

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454 **MFAX**: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609

INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315 **ASIA/PACIFIC**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC68HC05P4/D

