MC68HC05K0 MC68HCL05K0 MC68HSC05K0 MC68HC05K1

HCMOS Microcontroller Unit

TECHNICAL DATA



Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

© Motorola, Inc., 1999

List of Sections

Section 1. General Description
Section 2. Memory29
Section 3. Central Processor Unit (CPU)35
Section 4. Interrupts
Section 5. Resets53
Section 6. Low-Power Modes59
Section 7. Parallel Input/Output (I/O)65
Section 8. Multifunction Timer77
Section 9. Personality EPROM (MC68HC05K1 Only)85
Section 10. Instruction Set
Section 11. Electrical Specifications111
Section 12. Mechanical Specifications
Section 13. Ordering Information129
Appendix A. MC68HCL05K0135
Appendix B. MC68HSC05K0141
Index 145

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

Table of Contents

Section 1. General Description

1.1 Contents
1.2 Introduction
1.3 Features
1.4 Mask Options
1.5 MCU Structure
1.6 Pin Assignments
1.6.1 V _{DD} and V _{SS}
1.6.2 OSC1, OSC2, and PB1/OSC322
1.6.2.1 Crystal
1.6.2.2 Ceramic Resonator
1.6.2.3 2-Pin Resistor-Capacitor (RC) Combination
1.6.2.4 3-Pin RC Oscillator
1.6.2.5 External Clock Signal27
1.6.3 RESET
1.6.4 IRQ/V _{PP}
1.6.5 PA7-PA0
1.6.6 PB1/OSC3 and PB0
Section 2. Memory
Coulon 2. Memory
2.1 Contents
2.2 Introduction
2.3 Input/Output Section
2.4 RAM

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

2.5

	2.6 Personality EPROM (MC68HC05K1	Only)34
	Section 3. Central Process	or Unit (CPU)
	3.1 Contents	
	Section 4. Interru	
	4.1 Contents 4.2 Introduction 4.3 Interrupt Types 4.3.1 Software Interrupt 4.3.2 External Interrupts 4.3.2.1 IRQ/V _{PP} Pin 4.3.2.2 PA3–PA0 Pins 4.3.2.3 IRQ Status and Control Registe 4.3.3 Timer Interrupts 4.3.3.1 Timer Overflow Interrupt 4.3.3.2 Real-Time Interrupt 4.4 Interrupt Processing	
	Section 5. Rese	ets
	5.1 Contents	53
chnical Data	MC68HC0	05K0 • MC68HC05K1 — Rev. 2.0
	-	MOTOROLA

ROM......34

5.3.1	Power-On Reset54
5.3.2	External Reset
5.3.3	Computer Operating Properly (COP) Reset56
5.3.4	Illegal Address Reset
5.3.5	Low-Voltage Reset
5.4	Reset States
5.4.1	CPU
5.4.2	I/O Port Registers58
5.4.3	Timer
5.4.4	COP Watchdog58
	Section 6. Low-Power Modes
6.1	Contents
6.2	Introduction
6.3	Stop Mode
6.4	Wait Mode61
6.5	Halt Mode
6.6	Data-Retention Mode
	Section 7. Parallel Input/Output (I/O)
7.1	Contents
7.2	Introduction
7.3	Port A
7.3.1	Port A Data Register
7.3.2	Data Direction Register A67
7.3.3	Pulldown Register A68
7.3.4	Port A External Interrupts69
735	Port A Logic 69

7.4

7.4.1	Port B Data Register70
7.4.2	Data Direction Register B72
7.4.3	5
7.4.4	Port B Logic
	Section 8. Multifunction Timer
8.1	Contents
8.2	Introduction
8.3	Timer Status and Control Register78
8.4	Timer Counter Register
8.5	COP Watchdog82
S	Section 9. Personality EPROM (MC68HC05K1 Only)
9.1	Contents
9.2	Introduction85
9.3	PEPROM Registers
9.3.1	PEPROM Bit Select Register87
9.3.2	PEPROM Status and Control Register89
9.4	PEPROM Programming
9.5	PEPROM Reading
	Section 10. Instruction Set
10.1	Contents
10.2	Introduction94
10.3	Addressing Modes
10.3.	1 Inherent
10.3.	
10.3.	
10.3.	
10.3. 10.3.	
10.3.	o indexed, o-bit Onset90
chnical Data	MC68HC05K0 • MC68HC05K1 — Rev. 2.0

10.3.7	Indexed, 16-Bit Offset96
10.3.8	Relative
10.4	Instruction Types97
10.4.1	g
10.4.2	•
10.4.3	· · · · · · · · · · · · · · · · · · ·
10.4.4	The second secon
10.4.5	
10.5	Instruction Set Summary
10.6	Opcode Map
	Section 11. Electrical Specifications
11.1	Contents
11.2	Introduction
11.3	Maximum Ratings112
11.4	Equivalent Pin Loading112
11.5	Operating Temperature Range113
11.6	Thermal Characteristics
11.7	Power Considerations114
11.8	5.0-Volt DC Electrical Characteristics115
11.9	3.3-Volt DC Electrical Specifications116
11.10	5.0-Volt Control Timing120
11.11	3.3-Volt Control Timing121
11.12	Typical Oscillator Characteristics

Section 12. Mechanical Specifications

12.1	Contents
12.2	Introduction127
12.3	MC68HC05K0/MC68HC05K1P (PDIP)
12.4	MC68HC05K0/MC68HC05K1DW (SOIC)128
	Section 13. Ordering Information
13.1	Contents
13.2	Introduction129
13.3	MCU Ordering Forms
13.4	Application Program Media
13.4.	
13.4.2	
13.5	ROM Program Verification
13.6	ROM Verification Units (RVUs)133
13.7	MCU Order Numbers
	Appendix A. MC68HCL05K0
A.1	Contents
A.2	Introduction
A.3	1.8–2.4-Volt DC Electrical Characteristics
A.4	2.5–3.6-Volt DC Electrical Characteristics
A.5	Low-Power Supply Current137
A.6	Low-Power Pulldown Current
A.7	Ordering Information139

Appendix B. MC68HSC05K0

B.1	Contents
B.2	Introduction141
B.3	High-Speed Supply Current
B.4	5.0-Volt Control Timing143
B.5	3.3-Volt Control Timing144
B.6	Ordering Information144
	Index
	Index

List of Figures

13

Figure	Title	Page
1-1	MC68HC05K0 and MC68HC05K1 Block Diagran	n 20
1-2	Pin Assignments	
1-3	Bypassing Layout Recommendation	
1-4	Crystal Connections	
1-5	2-Pin Ceramic Resonator Connections	24
1-6	3-Pin Ceramic Resonator Connections	24
1-7	2-Pin RC Oscillator Connections	
1-8	3-Pin RC Oscillator Connections	26
1-9	External Clock Connections	
2-1	Memory Map	
2-2	Control, Status, and Data Registers	32
3-1	Programming Model	
3-2	Accumulator (A)	
3-3	Index Register (X)	
3-4	Stack Pointer (SP)	
3-5	Program Counter	
3-6	Condition Code Register (CCR)	40
4-1	External Interrupt Logic	46
4-2	IRQ Status and Control Register (ISCR)	48
4-3	Interrupt Stacking Order	50
4-4	Interrupt Flowchart	
5-1	Reset Sources	
5-2	COP Register (COPR)	
6-1	Stop/Wait/Halt Flowchart	63
7-1	Port A Data Register (PORTA)	66
MC68HC05K0 • MC68HC05K1 — Rev	v. 2.0	Technical Data

	Figure	Title Pa	ıge
	7-2	Data Direction Register A (DDRA)	.67
	7-3	Pulldown Register A (PDRA)	68
	7-4	Port A I/O Circuit	69
	7-5	Port B Data Register (PORTB)	.71
	7-6	Data Direction Register B (DDRB)	72
	7-7	Pulldown Register B (PDRB)	.73
	7-8	Port B I/O Circuit	.74
	8-1	Multifunction Timer Block Diagram	.78
	8-2	Timer Status and Control Register (TSCR)	79
	8-3	Timer Counter Register (TCNTR)	.81
	8-4	COP Register (COPR)	82
	9-1	PEPROM Block Diagram	.86
	9-2	PEPROM Bit Select Register (PEBSR)	87
	9-3	PEPROM Status and Control Register (PESCR)	89
	9-4	Programming Circuit	.91
	11-1	Equivalent Test Load	12
	11-2	Typical High-Side Driver Characteristics	17
	11-3	Typical Low-Side Driver Characteristics1	17
	11-4	Typical Run I _{DD} versus Internal Clock Frequency	18
	11-5	Typical Wait I _{DD} versus Internal Clock Frequency	
	11-6	Typical Stop I _{DD} versus Temperature	19
	11-7	External Interrupt Timing	22
	11-8	Stop Mode Recovery Timing	22
	11-9	Power-On Reset Timing	
	11-10	External Reset Timing	23
	11-11	2-Pin RC Oscillator R versus Frequency (V _{DD} = 5.0 V)	25
	11-12	3-Pin RC Oscillator R versus Frequency (V _{DD} = 5.0 V)	
	11-13	2-Pin Oscillator R versus Frequency (V _{DD} = 3.0 V) 1	
	11-14	3-Pin Oscillator R versus Frequency (V _{DD} = 3.0 V)	
	13-1	Maximum Run Mode I _{DD} versus Frequency	38
	13-2	Maximum Wait Mode I _{DD} versus Frequency	
Technical Data		MC68HC05K0 • MC68HC05K1 — Rev.	2.0

List of Tables

Table	Title	Page
1-1	Mask Options	19
4-1	Reset/Interrupt Vector Addresses	51
7-1 7-2 7-3	Port A Pin Functions PB0 Pin Functions PB1/OSC3 Pin Functions	75
8-1 8-2	Real-Time Interrupt Rate Selection	
9-1	PEPROM Bit Selection	88
10-1 10-2 10-3 10-4 10-5 10-6 10-7	Register/Memory Instructions Read-Modify-Write Instructions Jump and Branch Instructions Bit Manipulation Instructions Control Instructions. Instruction Set Summary Opcode Map	99 101 102 103
13-1	MCU Order Numbers	134
A-1	MC68HCL05K0 Order Numbers	139
B-1	MC68HSC05K0 Order Numbers	144

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

Section 1. General Description

1.1 Contents

1.2	Introduction
1.3	Features
1.4	Mask Options
1.5	MCU Structure
1.6	Pin Assignments21
1.6.1	V _{DD} and V _{SS}
1.6.2	OSC1, OSC2, and PB1/OSC322
1.6.2.	1 Crystal
1.6.2.2	2 Ceramic Resonator
1.6.2.3	2-Pin Resistor-Capacitor (RC) Combination
1.6.2.4	4 3-Pin RC Oscillator26
1.6.2.5	5 External Clock Signal
1.6.3	RESET
1.6.4	ĪRQ/V _{PP}
1.6.5	PA7–PA0
1.6.6	PB1/OSC3 and PB028

1.2 Introduction

The MC68HC05K1 and MC68HC05K0 are members of Motorola's low-cost, high-performance M68HC05 Family of 8-bit microcontroller units (MCU). The M68HC05 Family is based on the customer-specified integrated circuit (CSIC) design strategy. All MCUs in the family use the popular M68HC05 central processor unit (CPU) and are available with a variety of subsystems, memory sizes and types, and package types.

On-chip memory includes 504 bytes of user read-only memory (ROM) and 32 bytes of user random-access memory (RAM).

The MC68HC05K1 has an additional 64-bit personality, erasable, programmable, read-only memory (PEPROM). In an MC68HC05K1 MCU, the PEPROM cannot be erased and serves as a 64-bit array of one-time programmable ROM (OTPROM).

Appendix A. MC68HCL05K0 introduces the MC68HCL05K0, a low-power version of the MC68HC05K0.

Appendix B. MC68HSC05K0 introduces the MC68HSC05K0, a high-speed version of the MC68HC05K0.

1.3 Features

Features of the MC68HC05K0 and MC68HC05K1 include:

- M68HC05 CPU
- Memory-mapped input/output (I/O) registers
- 504 bytes of ROM including eight user vector locations
- 32 bytes of user RAM
- 64-bit PEPROM/OTPROM (MC68HC05K1 only)
- 10 bidirectional input/output (I/O) pins with these features:
 - Software programmable pulldown devices
 - Four I/O pins with 8-mA current sinking capability
 - Four I/O pins with maskable external interrupt capability

- Hardware mask and flag for external interrupts
- Fully static operation with no minimum clock speed
- On-chip oscillator with connections for a crystal/ceramic resonator or for a mask-optional 2-pin or 3-pin resistor-capacitor (RC) oscillator
- Computer operating properly (COP) watchdog
- 15-bit multifunction timer with real-time interrupt circuit
- Power-saving stop, wait/halt, and data-retention modes
- 8 × 8 unsigned multiply instruction
- Illegal address reset
- Low-voltage reset
- 16-pin plastic dual in-line package (PDIP)
- 16-pin small outline integrated circuit package (SOIC)

1.4 Mask Options

Table 1-1 shows the available mask options.

Table 1-1. Mask Options

Feature	Mask Options		
COP watchdog	Enabled	Disabled	
External interrupt pin triggering	Edge triggered only	Edge and level triggered	
Port A external interrupt function	Enabled	Disabled	
Low-voltage reset function	Enabled	Disabled	
STOP instruction	Enabled	Convert to halt	
Oscillator type	Crystal/ceramic resonator	Resistor-capacitor	
		2-pin	3-pin
Port A and port B pulldown devices	Software control	Disabled	

1.5 MCU Structure

Figure 1-1 shows the structure of the MC68HC05K0 and MC68HC05K1.




Figure 1-1. MC68HC05K0 and MC68HC05K1 Block Diagram

1.6 Pin Assignments

Figure 1-2 shows the MC68HC05K0 and MC68HC05K1 pin assignments.





Figure 1-2. Pin Assignments

1.6.1 V_{DD} and V_{SS}

 V_{DD} and V_{SS} are the power supply and ground pins. The MCU operates from a single 3.0-V to 6.0-V power supply.

Very fast signal transitions occur on the MCU pins, placing high short-duration current demands on the power supply. To prevent noise problems, take special care to provide good power supply bypassing at the MCU. Place bypass capacitors as close to the MCU as possible, as Figure 1-3 shows.



Actual layout varies according to component dimensions.

Figure 1-3. Bypassing Layout Recommendation

1.6.2 OSC1, OSC2, and PB1/OSC3

The OSC1, OSC2, and PB1/OSC3 pins are the control connections for the 2-pin or 3-pin on-chip oscillator. The oscillator can be driven by any of these:

- Crystal
- Ceramic resonator
- Resistor-capacitor (RC) combination
- External clock signal

The frequency of the internal oscillator is f_{osc} . The MCU divides the internal oscillator output by two to produce the internal clock with a frequency of f_{op} .

1.6.2.1 Crystal

The circuit in **Figure 1-4** shows a typical crystal oscillator circuit for an AT-cut, parallel resonant crystal. Follow the crystal supplier's recommendations, as the crystal parameters determine the external component values required to provide reliable startup and maximum stability. The load capacitance values used in the oscillator circuit design should account for all stray layout capacitances. To minimize output distortion, mount the crystal and capacitors as close as possible to the pins.




Figure 1-4. Crystal Connections

NOTE: Use an AT-cut crystal and not a strip or tuning fork crystal. The MCU may overdrive or have the incorrect characteristic impedance for a strip or tuning fork crystal.

To use the crystal-driven oscillator, select the crystal/ceramic resonator mask option when ordering the MCU. The crystal/ceramic resonator mask option connects an internal 2-M Ω startup resistor between OSC1 and OSC2.

1.6.2.2 Ceramic Resonator

To reduce cost, use a ceramic resonator in place of the crystal. Use the circuit in **Figure 1-5** for a 2-pin ceramic resonator or **Figure 1-6** for a 3-pin ceramic resonator and follow the resonator manufacturer's recommendations.




Figure 1-5. 2-Pin Ceramic Resonator Connections




Figure 1-6. 3-Pin Ceramic Resonator Connections

The external component values required for maximum stability and reliable starting depend upon the resonator parameters. The load capacitance values used in the oscillator circuit design should account for all stray layout capacitances. To minimize output distortion, mount the resonator and capacitors as close as possible to the pins.

Technical Data

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

To use the resonator-driven oscillator, select the crystal/ceramic resonator mask option when ordering the MCU. The crystal/ceramic resonator mask option connects an internal 2-M Ω startup resistor between OSC1 and OSC2.

1.6.2.3 2-Pin Resistor-Capacitor (RC) Combination

For maximum cost reduction, use the 2-pin RC oscillator configuration shown in **Figure 1-7**. The OSC2 signal is a square-type wave, and the signal on OSC1 is a triangular-type wave. The optimum frequency for the 2-pin oscillator configuration is 2 MHz.




Figure 1-7. 2-Pin RC Oscillator Connections

To use the 2-pin RC oscillator configuration, select the 2-pin RC oscillator mask option when ordering the MCU.

1.6.2.4 3-Pin RC Oscillator

Another low-cost option is the 3-pin RC oscillator configuration shown in Figure 1-8. The 3-pin oscillator is more stable than the 2-pin oscillator. The OSC2 and PB1/OSC3 signals are square-type waves, and the signal on OSC1 is a triangular-type wave. Short the OSC1 pin to the side of resistor R, which is connected to capacitor C3. The 3-pin RC oscillator configuration is recommended for frequencies of 1 MHz down to 100 kHz.




Figure 1-8. 3-Pin RC Oscillator Connections

To use the 3-pin RC oscillator configuration, select the 3-pin RC oscillator mask option when ordering the MCU.

NOTE:

In the 3-pin RC oscillator configuration the PEPROM of the MC68HC05K1 cannot be programmed by user software. If the voltage on \overline{IRQ}/V_{PP} is raised above V_{DD} , the oscillator will revert to a 2-pin oscillator configuration and device operation will be disrupted.

1.6.2.5 External Clock Signal

An external clock from another complementary metal oxide semiconductor (CMOS)-compatible device can drive the OSC1 input, with the OSC2 pin unconnected, as **Figure 1-9** shows.




Figure 1-9. External Clock Connections

1.6.3 **RESET**

A logic 0 on the RESET pin forces the MCU to a known startup state. See **5.3 Reset Types**.

1.6.4 **IRQ**/V_{PP}

The \overline{IRQ}/V_{PP} pin has these functions:

- Applying asynchronous external interrupt signals.
 See 4.3 Interrupt Types.
- Applying the personality EPROM programming voltage (MC68HC05K1 only). See 9.3 PEPROM Registers.

1.6.5 PA7-PA0

PA7–PA0 are the pins of port A, a general-purpose, bidirectional I/O port. See **7.3 Port A**.

All port A pins have mask-optional pulldown devices that sink approximately 100 μA. See **7.3.3 Pulldown Register A**. If the mask

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

option for port A external interrupts is selected, PA3-PA0 serve as external interrupt pins. See **7.3.4 Port A External Interrupts**.

1.6.6 PB1/OSC3 and PB0

PB1/OSC3 and PB0 are the pins of port B, a general-purpose, bidirectional I/O port. See **7.4 Port B**.

PB1 is the oscillator output for the 3-pin resistor/capacitor (RC) oscillator mask option. See **1.6.2 OSC1**, **OSC2**, **and PB1/OSC3**. PB1 and PB0 have mask-optional pulldown devices that sink approximately 100 μ A. See **7.4.3 Pulldown Register B**.

Section 2. Memory

2.1 Contents

2.2	Introduction
2.3	Input/Output Section
2.4	RAM30
2.5	ROM
2.6	Personality EPROM (MC68HC05K1 Only)34

2.2 Introduction

The central processor unit (CPU) can address 1 Kbyte of memory space. The program counter typically advances one address at a time through the memory, reading the program instructions and data. The read-only memory (ROM) portion of memory holds the program instructions, fixed data, user-defined vectors, and interrupt service routines. The random-access memory (RAM) portion of memory holds variable data. Input/output (I/O) registers are memory-mapped so that the CPU can access their locations in the same way that it accesses all other memory locations.

Figure 2-1 is a memory map of the microcontroller unit (MCU).

2.3 Input/Output Section


The first 32 addresses of the memory space, \$0000–\$001F, are the I/O section. These are the addresses of the I/O control registers, status registers, and data registers. **Figure 2-2** is a register map of the I/O section.

2.4 **RAM**

The 32 addresses from \$00E0 to \$00FF serve as both the user RAM and the stack RAM. The CPU uses five RAM bytes to save all CPU register contents before processing an interrupt. During a subroutine call, the CPU uses two bytes to store the return address. The stack pointer decrements during pushes and increments during pulls.

NOTE:

Be careful when using nested subroutines or multiple interrupt levels. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation.



^{1.} MC68HC05K1 only

Figure 2-1. Memory Map

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

^{2.} Writing a 0 to bit 0 of \$03F0 clears the COP watchdog. Reading \$03F0 returns ROM data.




Figure 2-2. Control, Status, and Data Registers (Sheet 1 of 2)

Technical Data MC68HC05K0 • MC68HC05K1 — Rev. 2.0




Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 2)

2.5 **ROM**

Addresses \$0200–\$03EF contain 496 bytes of user ROM. The eight addresses from \$03F8 to \$03FF are user ROM locations reserved for interrupt vectors and reset vectors.

2.6 Personality EPROM (MC68HC05K1 Only)

In an MC68HC05K1 MCU, the personality EPROM cannot be erased and serves as a 64-bit array of one-time programmable ROM (OTPROM).

Section 3. Central Processor Unit (CPU)

3.1 Contents

3.2	Introduction
3.3	CPU Registers
3.3.1	Accumulator
3.3.2	Index Register
3.3.3	Stack Pointer
3.3.4	Program Counter
3.3.5	Condition Code Register
3.4	Arithmetic/Logic Unit (ALU)

3.2 Introduction

The central processor unit (CPU) contains five registers and an arithmetic/logic unit (ALU).

3.3 CPU Registers

Figure 3-1 shows the five CPU registers. CPU registers are not part of the memory map.




Figure 3-1. Programming Model

3.3.1 Accumulator

The accumulator (A) shown in **Figure 3-2** is a general-purpose 8-bit register. The accumulator holds operands and results of arithmetic and non-arithmetic operations.



Figure 3-2. Accumulator (A)

3.3.2 Index Register

In the indexed addressing modes, the CPU uses the byte in the index register (X) to determine the effective address of the operand. (See 10.3.5 Indexed, No Offset, 10.3.6 Indexed, 8-Bit Offset, 10.3.7 Indexed, 16-Bit Offset.) The 8-bit index register shown in Figure 3-3 can also serve as a temporary data storage location.




Figure 3-3. Index Register (X)

3.3.3 Stack Pointer

The stack pointer (SP) shown in **Figure 3-4** is a 16-bit register that contains the address of the next location on the stack. During a reset or after the reset stack pointer (RSP) instruction, the stack pointer initializes to \$00FF. The address in the stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack.

The 11 most significant bits of the stack pointer are permanently fixed at 00000000111, so the stack pointer produces addresses from \$00FF to \$00E0. If subroutines and interrupts use more than 32 stack locations, the stack pointer wraps around to address \$00FF and begins writing over the previously stored data. A subroutine call uses two stack locations; an interrupt uses five locations.





Figure 3-4. Stack Pointer (SP)

3.3.4 Program Counter

The program counter (PC) shown in **Figure 3-5** is a 16-bit register that contains the address of the next instruction or operand to be fetched. The six most significant bits of the program counter are ignored internally and appear as 000000 when stacked.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.



Loaded with vector from your L and your

Figure 3-5. Program Counter

3.3.5 Condition Code Register

The condition code register (CCR) shown in **Figure 3-6** is an 8-bit register whose three most significant bits are permanently fixed at 111. The condition code register contains the interrupt mask and four flags that indicate the results of prior instructions.




Figure 3-6. Condition Code Register (CCR)

Bits 7-5

Bits 7–5 always read as logic 1.

H — Half-Carry Flag

The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an add without carry (ADD) or add with carry (ADC) operation. The half-carry bit is required for binary-coded decimal (BCD) arithmetic operations. Reset has no effect on the half-carry flag.

I — Interrupt Mask Bit

Setting the interrupt mask (I) disables interrupts. If an interrupt request occurs while the interrupt mask is a logic 0, the CPU saves the CPU registers on the stack, sets the interrupt mask, and then fetches the interrupt vector. If an interrupt request occurs while the interrupt mask is set, the interrupt request is latched. The CPU processes the latched interrupt as soon as the interrupt mask is cleared again.

A return-from-interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After a reset, the interrupt mask is set and can be cleared only by a clear interrupt mask bit (CLI), STOP, or WAIT instruction.

Technical Data

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

N — Negative Flag

The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result. Reset has no effect on the negative flag.

Z — Zero Flag

The CPU sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00. Reset has no effect on the zero flag.

C — Carry/Borrow Flag

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow flag. Reset has no effect on the carry/borrow flag.

3.4 Arithmetic/Logic Unit (ALU)

The ALU performs the arithmetic and logical operations defined by the instruction set. The binary arithmetic circuits decode instructions and set up the ALU for the selected operation.

Technical Data

Section 4. Interrupts

4.1 Contents

4.2	Introduction
4.3	Interrupt Types
4.3.1	Software Interrupt44
4.3.2	External Interrupts
4.3.2.1	IRQ/V _{PP} Pin
4.3.2.2	PA3–PA0 Pins
4.3.2.3	IRQ Status and Control Register
4.3.3	Timer Interrupts
4.3.3.1	Timer Overflow Interrupt
4.3.3.2	Real-Time Interrupt
4.4	Interrupt Processing

4.2 Introduction

This section describes how interrupts temporarily change the processing sequence.

4.3 Interrupt Types

These conditions generate interrupts:

- SWI instruction (software interrupt)
- A logic 0 applied to the IRQ/V_{PP} pin (external interrupt)
- A logic 1 applied to one of the PA3–PA0 pins if the port A external interrupt mask option is selected (external interrupt)
- A timer overflow (timer interrupt)
- Expiration of the real-time interrupt period (timer interrupt)

An interrupt temporarily suspends normal program execution to process a particular event. An interrupt does not stop the execution of the instruction in progress, but takes effect when the current instruction completes its execution. Interrupt processing automatically saves the central processor unit (CPU) registers on the stack and loads the program counter with a user-defined vector address.

4.3.1 Software Interrupt

The software interrupt (SWI) instruction causes a non-maskable interrupt.

4.3.2 External Interrupts

These sources can generate external interrupts:

- ĪRQ/V_{PP} pin
- PA3–PA0 pins if the port A external interrupts mask option is selected

Setting the I bit in the condition code register or clearing the IRQE bit in the interrupt status and control register disables external interrupts. See **Figure 4-2**.

$4.3.2.1 \overline{IRQ}/V_{PP} Pin$

An interrupt signal on the \overline{IRQ}/V_{PP} pin latches an external interrupt request. The \overline{IRQ}/V_{PP} pin contains an internal Schmitt trigger as part of its input to improve noise immunity. After completing the current instruction, the CPU tests these bits:

- IRQF bit in the interrupt status and control register
- IRQE bit in the interrupt status and control register
- I bit in the condition code register

If both the IRQF bit and the IRQE bit are set, and the I bit is clear, the CPU then begins the interrupt sequence. The CPU clears the IRQF bit while it fetches the interrupt vector, so that another external interrupt request can be latched during the interrupt service routine. As soon as the I bit is cleared during the return from interrupt, the CPU can recognize the new interrupt request. **Figure 4-1** shows the logic for external interrupts.

The IRQ/V_{PP} pin is negative-edge triggered only or negative-edge and low-level triggered, depending on the mask option selected.

When the edge- and level-sensitive trigger mask option is selected:

- A falling edge or a low level on the IRQ/V_{PP} pin latches an external interrupt request.
- As long as the IRQ/V_{PP} pin is low, an external interrupt request is present, and the CPU continues to execute the interrupt service routine. The edge- and level-sensitive trigger option allows connection to the IRQ/V_{PP} pin to multiple wired-OR interrupt sources.

When the edge-sensitive only trigger mask option is selected:

- A falling edge of the IRQ/V_{PP} pin latches an external interrupt request.
- A subsequent interrupt request can be latched only after the voltage level on the IRQ/V_{PP} pin returns to logic 1 and then falls again to logic 0.

NOTE: If the \overline{IRQ}/V_{PP} pin is not in use, connect it to the V_{DD} pin.




Figure 4-1. External Interrupt Logic

4.3.2.2 PA3-PA0 Pins

The mask option for port A external interrupts enables pins PA3–PA0 to serve as additional external interrupt sources. The PA3–PA0 pins do not contain internal Schmitt triggers. An interrupt signal on one of the PA3–PA0 pins latches an external interrupt request. After completing the current instruction, the CPU tests these bits:

- IRQF bit (IRQ latch)
- IRQE bit in the interrupt status and control register
- I bit in the condition code register

If both the IRQ latch and the IRQE bit are set and the I bit is clear, the CPU then begins the interrupt sequence. The CPU clears the IRQ latch while it fetches the interrupt vector, so that another external interrupt request can be latched during the interrupt service routine. As soon as

the I bit is cleared during the return from interrupt, the CPU can recognize the new interrupt request.

The PA3–PA0 pins are positive edge triggered only or positive-edge and high-level triggered, depending on the mask option selected.

When the positive edge and high level-sensitive trigger mask option is selected:

- A rising edge or a high level on a PA3–PA0 pin latches an external interrupt request if and only if all other PA3–PA0 pins are low and the IRQ/V_{PP} pin is high.
- A falling edge or a low level on the IRQ/V_{PP} pin latches an external interrupt request if and only if all of the PA3–PA0 pins are low.
- As long as any PA3–PA0 pin is high or the IRQ/V_{PP} pin is low, an external interrupt request is present, and the CPU continues to execute the interrupt service routine.

Edge- and level-sensitive triggering allows multiple external interrupt sources to be wire-ORed to any of the PA3–PA0 pins. As long as any source is holding a PA3–PA0 pin high, an external interrupt request is latched, and the CPU continues to execute the interrupt service routine.

When the positive edge-sensitive-only trigger mask option is selected:

- A rising edge on any one of the PA3–PA0 pins latches an external interrupt request if all other PA3–PA0 pins are low and the IRQ/V_{PP} pin is high.
- A falling edge on the IRQ/V_{PP} pin latches an external interrupt request if and only if all of the PA3–PA0 pins are low.
- A subsequent PA3—PA0 pin interrupt request can be latched only after the voltage level of the previous PA3—PA0 interrupt signal returns to a logic 0 and then rises again to a logic 1.
- A subsequent IRQ/V_{PP} pin interrupt request can be latched only after the voltage level of the previous IRQ/V_{PP} interrupt signal returns to a logic 1 and then falls again to a logic 0.

4.3.2.3 IRQ Status and Control Register

The IRQ status and control register (ISCR), shown in **Figure 4-2**, contains an external interrupt mask, an external interrupt flag, and a flag reset bit. Unused bits read as logic 0s.




Figure 4-2. IRQ Status and Control Register (ISCR)

IRQE — External Interrupt Request Enable Bit

This read/write bit enables external interrupts. Reset sets the IRQE bit.

- 1 = External interrupt processing enabled
- 0 = External interrupt processing disabled

IRQF — External Interrupt Request Flag

The IRQF bit (IRQ latch) is a clearable, read-only bit that is set when an external interrupt request is pending. Reset clears the IRQF bit.

- 1 = Interrupt request pending
- 0 = No interrupt request pending

These conditions set the IRQF bit:

- An external interrupt signal on the IRQ/V_{PP} pin
- An external interrupt signal on pin PA3, PA2, PA1, or PA0 if PA3–PA0 are enabled by mask option to serve as external interrupt sources

The CPU clears the IRQF bit when fetching the interrupt vector. Writing to the IRQF bit has no effect. Writing a logic 1 to the IRQR bit clears the IRQF bit.

IRQR — Interrupt Request Reset Bit

Writing a logic 1 to this write-only bit clears the IRQF bit. Writing a logic 0 to IRQR has no effect. Reset has no effect on IRQR.

1 = IRQF bit cleared

0 = No effect

4.3.3 Timer Interrupts

The multifunction timer can generate these interrupts:

- Timer overflow interrupt
- Real-time interrupt

Setting the I bit in the condition code register disables all timer interrupts.

4.3.3.1 Timer Overflow Interrupt

A timer overflow interrupt request occurs if the timer overflow flag (TOF) becomes set while the timer overflow interrupt enable bit (TOIE) is also set. See **8.3 Timer Status and Control Register**.

4.3.3.2 Real-Time Interrupt

A real-time interrupt request occurs if the real-time interrupt flag, RTIF, becomes set while the real-time interrupt enable bit, RTIE, is also set. See **8.3 Timer Status and Control Register**.

4.4 Interrupt Processing

To begin servicing an interrupt, the CPU:

- Stores the CPU registers on the stack in the order shown in Figure 4-3
- Sets the I bit in the condition code register to prevent further interrupts
- Loads the program counter with the contents of the appropriate interrupt vector locations:
 - \$03FC and \$03FD (software interrupt vector)
 - \$03FA and \$03FB (external interrupt vector)
 - \$03F8 and \$03F9 (timer interrupt vector)

The return-from-interrupt (RTI) instruction causes the CPU to recover the CPU registers from the stack as shown in **Figure 4-3**.




Figure 4-3. Interrupt Stacking Order

Table 4-1 summarizes the reset and interrupt sources and vector assignments.

Table 4-1. Reset/Interrupt Vector Addresses

Function Source		Local Mask	Global Mask	Priority (1 = Highest)	Vector Address		
	Power-on logic		None	1			
	RESET pin						
Reset	COP watchdog ⁽¹⁾	None			\$03FE-\$03FF		
	Low-voltage detect ⁽²⁾						
	Illegal address logic						
Software interrupt (SWI)	User code	None	None	Same priority as instruction	\$03FC-\$03FD		
	ĪRQ/V _{PP} pin		I bit	2	\$03FA-\$03FB		
	PA3 pin ⁽³⁾						
External interrupts	PA2 pin ⁽³⁾	IRQE bit					
	PA1 pin ⁽³⁾						
	PA0 pin ⁽³⁾						
Timer	TOF bit	TOIE bit	I bit	3	\$03F8-\$03F9		
interrupts	RTIF bit	RTIE bit	I DIL	J			

^{1.} The computer operating properly (COP) watchdog is a mask option.

NOTE:

If more than one interrupt request is pending, the CPU fetches the vector of the higher priority interrupt first. A higher priority interrupt does not interrupt a lower priority interrupt service routine unless the lower priority interrupt service routine clears the I bit.

^{2.} The low-voltage reset function is a mask option.

^{3.} Port A interrupt capability is a mask option.

FROM RESET YES I BIT SET? NO EXTERNAL INTERRUPT? YES **CLEAR IRQF BIT** NO TIMER INTERRUPT? YES STACK PC, X, A, CCR SET I BIT LOAD PC WITH INTERRUPT VECTOR NO FETCH NEXT INSTRUCTION SWI INSTRUCTION? YES NO RTI INSTRUCTION? YES UNSTACK CCR, A, X, PC NO EXECUTE INSTRUCTION

Figure 4-4 shows the sequence of events caused by an interrupt.

Figure 4-4. Interrupt Flowchart

Section 5. Resets

5.1 Contents

5.2	Introduction53
5.3	Reset Types
5.3.1	Power-On Reset54
5.3.2	External Reset
5.3.3	Computer Operating Properly (COP) Reset56
5.3.4	Illegal Address Reset
5.3.5	Low-Voltage Reset
5.4	Reset States
5.4.1	CPU57
5.4.2	I/O Port Registers58
5.4.3	Timer
5.4.4	COP Watchdog

5.2 Introduction

This section describes the five reset sources and how they initialize the microcontroller unit (MCU).

5.3 Reset Types

A reset immediately stops the operation of the instruction being executed, initializes certain control bits, and loads the program counter with a user-defined reset vector address.

These conditions produce a reset:

- Initial power-up (power-on reset)
- A logic 0 applied to the RESET pin (external reset)
- Timeout of the mask-optional computer operating properly (COP) watchdog (COP reset)
- An opcode fetch from an address not in the read-only memory (ROM) or random-access memory (RAM) (illegal address reset)
- V_{DD} voltage below LVR trip point (mask-optional low-voltage reset)

Figure 5-1 is a block diagram of the reset sources.

5.3.1 Power-On Reset

A positive transition on the V_{DD} pin generates a power-on reset. The power-on reset is strictly for power-up conditions and cannot be used to detect drops in power supply voltage.

A 4064 t_{cyc} (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If the $\overline{\text{RESET}}$ pin is at a logic 0 at the end of 4064 t_{cyc} , the MCU remains in the reset condition until the signal on the $\overline{\text{RESET}}$ pin goes to a logic 1.

5.3.2 External Reset

An external reset is generated by applying a logic 0 for 1 1/2 t_{cyc} to the RESET pin. A Schmitt trigger senses the logic level at the RESET pin.

A COP reset or an illegal address reset pulls the RESET pin low for one internal clock cycle. A low-voltage reset pulls the RESET pin low for as long as the low-voltage condition exists.

NOTE: To avoid overloading some power supply designs, do not connect the \overline{RESET} pin directly to V_{DD} . Use a pullup resistor of 10 $k\Omega$ or more.




Figure 5-1. Reset Sources

5.3.3 Computer Operating Properly (COP) Reset

A timeout of the computer operating properly (COP) watchdog generates a COP reset. The COP watchdog is part of a software error detection system and must be cleared periodically to start a new timeout period. To clear the COP watchdog and prevent a COP reset, write a logic 0 to bit 0 (COPC) of the COP register at location \$03F0. See **8.5 COP Watchdog**.

The COP register, shown in **Figure 5-2**, is a write-only register that returns the contents of a ROM location when read.

The COP watchdog function is a mask option.




Figure 5-2. COP Register (COPR)

COPC — COP Clear Bit

COPC is a write-only bit. Periodically writing a logic 0 to COPC prevents the COP watchdog from resetting the MCU. Writing a logic 1 has no effect. Reset clears the COPC bit.

5.3.4 Illegal Address Reset

An opcode fetch from an address that is not in the ROM (locations 0200-03FF) or the RAM (locations 00E0-00FF) generates an illegal address reset. An illegal address reset pulls the \overline{RESET} pin low for one cycle of the internal clock.

5.3.5 Low-Voltage Reset

The low-voltage reset circuit is a mask option that generates a reset signal if the voltage on the V_{DD} pin falls below the LVR trip point. V_{DD} must be set at 5 V $\pm 10\%$ if the mask option enabling the low-voltage reset circuit is selected.

A low-voltage reset pulls the RESET pin low for as long as the low-voltage condition exists.

NOTE:

When the low-voltage reset is enabled, use a pullup resistor on RESET because low-voltage reset shorts \overline{RESET} to ground when it detects a low V_{DD} . If there is no pullup to limit current, low-voltage reset will short V_{DD} to ground, causing the chip to possibly remain in reset due to V_{DD} being pulled down by the short. V_{DD} may also pull current and permanently damage the chip.

5.4 Reset States

This subsection describes how resets initialize the MCU.

5.4.1 CPU

A reset has these effects on the CPU:

- Loads the stack pointer with \$FF
- Sets the I bit in the condition code register, inhibiting interrupts
- Sets the IRQE bit in the interrupt status and control register
- Loads the program counter with the user-defined reset vector from locations \$03FE and \$03FF
- Clears the IRQF bit (IRQ latch)
- Clears the stop latch, enabling the CPU clock, or exiting the halt mode
- Clears the wait latch, waking the CPU from wait mode

5.4.2 I/O Port Registers

A reset has these effects on input/output (I/O) port registers:

- Clears bits DDRA7–DDRA0 in data direction register A so that port A pins are inputs
- Clears bits PDIA7–PDIA0 in pulldown register A, turning on port A pulldown devices (if pulldown devices are enabled by mask option)
- Clears bits DDRB1 and DDRB0 in data direction register B so that port B pins are inputs
- Clears bits PDIB1 and PDIB0 in pulldown register B, turning on port B pulldown devices (if pulldown devices are enabled by mask option)
- Has no effect on port A or port B data registers

5.4.3 Timer

A reset has these effects on the multifunction timer:

- Clears the timer status and control register
- Clears the timer counter register

5.4.4 COP Watchdog

A reset clears the COP watchdog timeout counter.

Section 6. Low-Power Modes

6.1 Contents

6.2	Introduction	.59
6.3	Stop Mode	.60
6.4	Wait Mode	.61
6.5	Halt Mode	.62
6.6	Data-Retention Mode	.62

6.2 Introduction

This section describes the four low-power modes:

- Stop mode
- Wait mode
- Halt mode
- Data-retention mode

6.3 Stop Mode

The STOP instruction puts the microcontroller unit (MCU) in its lowest power-consumption mode and has these effects on the MCU:

- Clears TOF and RTIF, the timer interrupt flags in the timer status and control register, removing any pending timer interrupts
- Clears TOIE and RTIE, the timer interrupt enable bits in the timer status and control register, disabling further timer interrupts
- Clears the multifunction timer counter register
- Sets the IRQE bit in the IRQ status and control register to enable external interrupts
- Clears the I bit in the condition code register, enabling interrupts
- Stops the internal oscillator, turning off the central processor unit (CPU) clock and the timer clock, including the computer operating properly (COP) watchdog, and holds OSC2 at a logic 1

The STOP instruction does not affect any other registers or any input/output (I/O) lines.

These conditions bring the MCU out of stop mode:

- An external interrupt signal on the IRQ/V_{PP} pin A high-to-low transition on the IRQ/V_{PP} pin loads the program counter with the contents of locations \$03FA and \$03FB.
- An external interrupt signal on a port A external interrupt pin If the mask option for the port A external interrupt function is selected, a low-to-high transition on a PA3—PA0 pin loads the program counter with the contents of locations \$03FA and \$03FB.
- Low-voltage reset A low-voltage detect resets the MCU and loads the program counter with the contents of locations \$03FE and \$03FF (if this mask option is selected).
- External reset A logic 0 on the RESET pin resets the MCU and loads the program counter with the contents of locations \$03FE and \$03FF.

When the MCU exits stop mode, processing resumes after a stabilization delay of 4064 oscillator cycles.

Technical Data

6.4 Wait Mode

The WAIT instruction puts the MCU in an intermediate power-consumption mode and has these effects on the MCU:

- Clears the I bit in the condition code register, enabling interrupts
- Sets the IRQE bit in the IRQ status and control register, enabling external interrupts
- Stops the CPU clock, but allows the internal oscillator and timer clock to continue to run

The WAIT instruction does not affect any other registers or any I/O lines.

These conditions restart the CPU clock and bring the MCU out of wait mode:

- An external interrupt signal on the IRQ/V_{PP} pin A high-to-low transition on the IRQ/V_{PP} pin loads the program counter with the contents of locations \$03FA and \$03FB.
- An external interrupt signal on a port A external interrupt pin If the mask option for the port A external interrupt function is selected, a low-to-high transition on a PA3—PA0 pin loads the program counter with the contents of locations \$03FA and \$03FB.
- A timer interrupt A timer overflow or a real-time interrupt request loads the program counter with the contents of locations \$03F8 and \$03F9.
- A COP watchdog reset A timeout of the mask-optional COP watchdog resets the MCU and loads the program counter with the contents of locations \$03FE and \$03FF. Software can enable real-time interrupts so that the MCU can periodically exit wait mode to reset the COP watchdog.
- Low-voltage reset A low-voltage detect resets the MCU and loads the program counter with the contents of locations \$03FE and \$03FF (if this mask option is selected).
- External reset A logic 0 on the RESET pin resets the MCU and loads the program counter with the contents of locations \$03FE and \$03FF.

6.5 Halt Mode

If the mask option to disable the STOP instruction is selected, a STOP instruction puts the MCU in halt mode. Halt mode is identical to wait mode, except that a recovery delay of from 1 to 4064 internal clock cycles occurs when the MCU exits halt mode. If the mask option to disable the STOP instruction is selected, the COP watchdog cannot be turned off inadvertently by a STOP instruction.

Figure 6-1 shows the sequence of events in stop, wait, and halt modes.

6.6 Data-Retention Mode

In data-retention mode, the MCU retains random-access memory (RAM) contents and CPU register contents at V_{DD} voltages as low as 2.0 Vdc. The data-retention feature allows the MCU to remain in a low power-consumption state during which it retains data, but the CPU cannot execute instructions.

To put the MCU in data-retention mode:

- 1. Drive the \overline{RESET} pin to a logic 0.
- 2. Lower the V_{DD} voltage. The RESET pin must remain low continuously during data-retention mode.

To take the MCU out of data-retention mode:

- 1. Return V_{DD} to normal operating voltage.
- 2. Return the \overline{RESET} pin to a logic 1.




Figure 6-1. Stop/Wait/Halt Flowchart

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

Technical Data

Technical Data

Section 7. Parallel Input/Output (I/O)

7.1 Contents

7.2	Introduction
7.3	Port A
7.3.1	Port A Data Register66
7.3.2	Data Direction Register A67
7.3.3	Pulldown Register A68
7.3.4	Port A External Interrupts69
7.3.5	Port A Logic
7.4	Port B
7.4.1	Port B Data Register70
7.4.2	Data Direction Register B72
7.4.3	Pulldown Register B73
7.4.4	Port B Logic

7.2 Introduction

The 10 bidirectional input/output (I/O) pins form two parallel I/O ports. Each I/O pin is programmable as an input or an output. The contents of the data direction registers determine the data direction of each I/O pin.

All 10 I/O pins have mask-optional pulldown devices.

7.3 Port A

Port A is an 8-bit, general-purpose, bidirectional I/O port with these features:

- Programmable pulldown devices (mask option)
- 8-mA current sinking capability (pins PA7–PA4)
- External interrupt capability (pins PA3–PA0) (mask option)

7.3.1 Port A Data Register

The port A data register (PORTA), shown in **Figure 7-1**, contains a bit for each of the port A pins. When a port A pin is programmed to be an output, the state of its data register bit determines the state of the output pin. When a port A pin is programmed to be an input, reading the port A data register returns the logic state of the pin. The port A data register may be written to while the port is either an input or an output.




Figure 7-1. Port A Data Register (PORTA)

PA7-PA0 — Port A Data Bits

These read/write bits are software-programmable. Data direction of each bit is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

7.3.2 Data Direction Register A

The contents of data direction register A (DDRA), shown in **Figure 7-2**, determine whether each port A pin is an input or an output. Writing a logic 1 to a DDRA bit enables the output buffer for the associated port A pin; a logic 0 disables the output buffer. A reset initializes all DDRA bits to logic 0s, configuring all port A pins as inputs. If the pulldown devices are enabled by mask option, setting a DDRA bit to a logic 1 turns off the pulldown device for that pin.




Figure 7-2. Data Direction Register A (DDRA)

DDRA7-DDRA0 — Port A Data Direction Bits

These read/write bits control port A data direction. Reset clears bits DDRA7–DDRA0.

- 1 = Corresponding port A pin configured as output
- 0 = Corresponding port A pin configured as input

NOTE: Avoid glitches on port A pins by writing to the port A data register before changing DDRA bits from logic 0 to logic 1.

7.3.3 Pulldown Register A

Port A pins have mask-optional pulldown devices that sink approximately 100 μ A. Clearing the PDIA7–PDIA0 bits in pulldown register A turns on the port A pulldown devices. Pulldown register A, shown in **Figure 7-3**, can turn on a port A pulldown device only when the port A pin is an input.

If the pulldown mask option is selected, reset initializes all port A and port B pins as inputs with pulldown devices turned on.




Figure 7-3. Pulldown Register A (PDRA)

PDIA7-PDIA0 — Port A Pulldown Inhibit Bits 7-0

Writing logic 0s to these write-only bits turns on the port A pulldown devices. Reading pulldown register A returns undefined data. Reset clears bits PDIA7–PDIA0.

- 1 = Corresponding port A pin pulldown device turned off
- 0 = Corresponding port A pin pulldown device turned on

NOTE: To avoid excessive current draw, connect all unused input pins to V_{DD} or V_{SS} . Or change I/O pins to outputs by writing to DDRA in user initialization code. Avoid a floating port A input by clearing its pulldown register bit before changing its DDRA bit from logic 1 to logic 0.

Because pulldown register A is a write-only register, using the read-modify-write instruction may result in inadvertently turning bits on or off.

7.3.4 Port A External Interrupts

If the mask option for port A external interrupts is selected, the PA3–PA0 pins serve as external interrupt pins in addition to the \overline{IRQ}/V_{PP} pin. External interrupts can be positive edge-triggered or positive edge- and high level-triggered.

NOTE:

When testing for external interrupts, the BIH and BIL instructions test the voltage on the \overline{IRQ}/V_{PP} pin, not the state of the internal IRQ signal. Therefore, BIH and BIL do not test the port A external interrupt pins.

Port A interrupts are not sensitive to the direction of the port pins. Driving a logic 1 on PA0–PA3 while port interrupts are enabled will cause an interrupt, even if PA0–PA3 are set to outputs.

7.3.5 Port A Logic

Figure 7-4 shows the port A I/O logic.




Figure 7-4. Port A I/O Circuit

When a port A pin is programmed as an output, reading the port bit actually reads the value of the data latch and not the voltage on the pin itself. When a port A pin is programmed as an input, reading the port bit reads the voltage level on the pin. The data latch can always be written, regardless of the state of its DDR bit. **Table 7-1** summarizes the operations of the port A pins.

Table 7-1. Port A Pin Functions

Pulldown Mask Option	Control Bits		I/O Pin Mode	Accesses to PDRA		Accesses to DDRA	Accesses to PORTA	
	PDIAx	DDRAx		Read	Write	Read/Write	Read	Write
No	Х	0	Input, hi-z	U	PDIA7-PDIA0	DDRA7-DDRA0	Pin	PA0-PA7
No	Х	1	Output	U	PDIA7-PDIA0	DDRA7-DDRA0	PA0-PA7	PA0-PA7
Yes	0	0	Input, pulldown on	U	PDIA7-PDIA0	DDRA7-DDRA0	Pin	PA0-PA7
Yes	0	1	Output	U	PDIA7-PDIA0	DDRA7-DDRA0	PA0-PA7	PA0-PA7
Yes	1	0	Input, hi-z	U	PDIA7-PDIA0	DDRA7-DDRA0	Pin	PA0-PA7
Yes	1	1	Output	U	PDIA7-PDIA0	DDRA7-DDRA0	PA0-PA7	PA0-PA7

X = Don't care

7.4 Port B

Port B is a 2-bit, general-purpose, bidirectional I/O port with these features:

- Programmable pulldown devices (mask option)
- Oscillator output for 3-pin resistor-capacitor (RC) oscillator mask option

7.4.1 Port B Data Register

The port B data register (PORTB), shown in **Figure 7-5**, contains a bit for each of the port B pins. When a port B pin is programmed to be an output, the state of its data register bit determines the state of the output pin. When a port B pin is programmed to be an input, reading the port B

Technical Data

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

U = Undefined

data register returns the logic state of the pin. Reset has no effect on port B data.




Figure 7-5. Port B Data Register (PORTB)

PB1/OSC3 — Port B Data Bit 1

This read/write bit is software programmable. Data direction of PB1 is under the control of the DDRB1 bit in data direction register B.

When the 3-pin RC oscillator mask option is selected, PB1/OSC3 is used as an oscillator output. Using the 3-pin RC oscillator configuration affects port B in these ways:

- Bit PB1 can be used as a read/write storage location without affecting the oscillator. Reset has no effect on bit PB1.
- Bit DDRB1 in data direction register B can be used as a read/write storage location without affecting the oscillator. Reset clears DDRB1.
- The PB1/OSC3 pulldown device is disabled.

PB0 — Port B Data Bit 0

This read/write bit is software-programmable. Data direction of PB0 is under the control of the DDRB0 bit in data direction register B.

Bits 7-2 — Not used

Bits 7–2 always read as logic 0s.

7.4.2 Data Direction Register B

The contents of data direction register B (DDRB) determine whether each port B pin is an input or an output (see **Figure 7-6**). Writing a logic 1 to a DDRB bit enables the output buffer for the associated port B pin; a logic 0 disables the output buffer. A reset initializes all DDRB bits to logic 0, configuring all port B pins as inputs. Setting a DDRB bit to a logic 1 turns off the pulldown device for that pin.




Figure 7-6. Data Direction Register B (DDRB)

DDRB1 and DDRB0 — Data Direction Bits 1 and 0

These read/write bits control port B data direction.

1 = Corresponding port B pin configured as output

0 = Corresponding port B pin configured as input

Bit 7-2 — Not used

Bits 7–2 always read as logic 0s. Writes to these bits have no effect.

NOTE: Avoid glitches on port B pins by writing to the port B data register before changing DDRB bits from logic 0 to logic 1.

7.4.3 Pulldown Register B

Port B pins have mask-optional pulldown devices that sink approximately 100 μ A. Clearing the PDIB1 and PDIB0 bits in pulldown register B turns on the port B pulldown devices. Pulldown register B can turn on a port B pulldown device only when the port B pin is an input. See Figure 7-7.

If the pulldown mask option is selected, reset initializes all port A and port B pins as inputs with pulldown devices turned on.




Figure 7-7. Pulldown Register B (PDRB)

PDIB1 and PDIB0 — Port B Pulldown Inhibit Bits 1 and 0

Writing logic 0s to these write-only bits turns on the port B pulldown devices. Reading pulldown register B returns undefined data. Reset clears PDIB1 and PDIB0.

- 1 = Corresponding port B pin pulldown device turned off
- 0 = Corresponding port B pin pulldown device turned on

Bits 7–2 — Not used

Bits 7-2 always read as logic 0s.

NOTE:

To avoid excessive current draw, connect all unused input pins to V_{DD} or V_{SS} . Or change I/O pins to outputs by writing to DDRB in user initialization code. Avoid a floating port B input by clearing its pulldown register bit before changing its DDRB bit from logic 1 to logic 0.

Because pulldown register B is a write-only register, using the read-modify-write instruction may result in inadvertently turning bits on or off.

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

7.4.4 Port B Logic

Figure 7-8 shows the port B I/O logic.




Figure 7-8. Port B I/O Circuit

When a port B pin is programmed as an output, reading the port bit reads the value of the data latch and not the voltage on the pin itself. When a port B pin is programmed as an input, reading the port bit reads the voltage level on the pin. The data latch can always be written, regardless of the state of its DDR bit. **Table 7-2** and **Table 7-3** summarize the operation of the port B pins.

Table 7-2. PB0 Pin Functions

Pulldown Mask	Conti	rol Bits	PB0		esses DRB	Accesses to DDRB		esses DRTB
Option	PDIB0	DDRB0	Pin Mode	Read	Write	Read/Write	Read	Write
No	Х	0	Input, hi-z	U	PDIB0	DDRB0	Pin	PB0
No	Х	1	Output	U	PDIB0	DDRB0	PB0	PB0
Yes	0	0	Input, pulldown on	U	PDIB0	DDRB0	Pin	PB0
Yes	0	1	Output	U	PDIB0	DDRB0	PB0	PB0
Yes	1	0	Input, hi-z	U	PDIB0	DDRB0	Pin	PB0
Yes	1	1	Output	U	PDIB0	DDRB0	PB0	PB0

X = Don't care

Table 7-3. PB1/OSC3 Pin Functions

Mask Options		Control Bits		PB1/OSC3	Accesses to PDRB		Accesses to DDRB		esses DRTB
3-Pin Osc.	Pulldowns	PDIB1	DDRB1	Pin Mode	Read	Write	Read/Write	Read	Write
No	No	Х	0	Input, hi-z	U	PDIB1	DDRB1	Pin	PB1
No	No	Х	1	Output	U	PDIB1	DDRB1	PB1	PB1
No	Yes	0	0	Input, pulldown on	U	PDIB1	DDRB1	Pin	PB1
No	Yes	0	1	Output	U	PDIB1	DDRB1	PB1	PB1
No	Yes	1	0	Input, hi-z	U	PDIB1	DDRB1	Pin	PB1
No	Yes	1	1	Output	U	PDIB1	DDRB1	PB1	PB1

X = Don't care

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

U = Undefined

U = Undefined

Section 8. Multifunction Timer

8.1 Contents

8.2	Introduction	.77
8.3	Timer Status and Control Register	.78
8.4	Timer Counter Register	.81
8.5	COP Watchdog	.82

8.2 Introduction

This section describes the operation of the multifunction timer and the computer operating properly (COP) watchdog. **Figure 8-1** shows the organization of the timer subsystem.




Figure 8-1. Multifunction Timer Block Diagram

8.3 Timer Status and Control Register

The timer status and control register (TSCR), shown in **Figure 8-2**, contains these bits:

- Timer interrupt enable bits
- Timer interrupt flags
- · Timer interrupt flag reset bits
- · Timer interrupt rate select bits




Figure 8-2. Timer Status and Control Register (TSCR)

TOF — Timer Overflow Flag

This read-only flag becomes set when the first eight stages of the counter roll over from \$FF to \$00. TOF generates a timer overflow interrupt request if TOIE is also set. Clear TOF by writing a logic 1 to the TOFR bit. Writing to TOF has no effect. Reset clears TOF.

RTIF — Real-Time Interrupt Flag

This read-only flag becomes set when the selected real-time interrupt (RTI) output becomes active. RTIF generates a real-time interrupt request if RTIE is also set. Clear RTIF by writing a logic 1 to the RTIFR bit. Writing to RTIF has no effect. Reset clears RTIF.

TOIE — Timer Overflow Interrupt Enable Bit

This read/write bit enables timer overflow interrupts. Reset clears TOIE.

- 1 = Timer overflow interrupts enabled
- 0 = Timer overflow interrupts disabled

RTIE — Real-Time Interrupt Enable Bit

This read/write bit enables real-time interrupts. Reset clears RTIE.

- 1 = Real-time interrupts enabled
- 0 = Real-time interrupts disabled

TOFR — Timer Overflow Flag Reset Bit

Writing a logic 1 to this write-only bit clears the TOF bit. TOFR always reads as a logic 0. Reset does not affect TOFR.

RTIFR — Real-Time Interrupt Flag Reset Bit

Writing a logic 1 to this write-only bit clears the RTIF bit. RTIFR always reads as a logic 0. Reset does not affect RTIFR.

RT1 and RT0 — Real-Time Interrupt Select Bits 1 and 0

These read/write bits select 1of four real-time interrupt rates, as shown in **Table 8-1**. Because the selected RTI output drives the COP watchdog, changing the real-time interrupt rate also changes the counting rate of the COP watchdog. Reset sets RT1 and RT0, selecting the longest COP timeout period and real-time interrupt period.

RT1:RT0	Number of Cycles to RTI	RTI Period ⁽¹⁾	Number of Cycles to COP Reset	COP Timeout Period ⁽¹⁾
0 0	2 ¹⁴ = 16,384	8.2 ms	2 ¹⁷ = 131,072	65.5 ms
0 1	$2^{15} = 32,768$	16.4 ms	$2^{18} = 262,144$	131.1 ms
1 0	$2^{16} = 65,536$	32.8 ms	$2^{19} = 524,288$	262.1 ms
11	$2^{17} = 131,072$	65.5 ms	$2^{20} = 1,048,576$	524.3 ms

Table 8-1. Real-Time Interrupt Rate Selection

NOTE:

Be careful when altering RT0 or RT1 when a timeout is imminent or uncertain. If the selected RTx is modified during a cycle when the counter is switching, an RTIF can be missed or an additional RTIF can be generated. To avoid this problem, clear the COP just before changing RT1 and RT0.

The COP timer is the RTI timer divided by eight. However, clearing the COP clears only the last three dividers. It does not clear the RTI section of the divider chain. Therefore, the COP timeout period is in the range of seven to eight times the RTI period.

^{1.} At 2-MHz bus, 4-MHz XTAL, 0.5 μs per cycle

8.4 Timer Counter Register

A 15-stage ripple counter is the core of the timer. The value of the first eight stages is readable at any time from the read-only timer counter register shown in **Figure 8-3**.




Figure 8-3. Timer Counter Register (TCNTR)

Power-on clears the entire counter chain and begins clocking the counter. After 4064 cycles, the power-on reset circuit is released, clearing the counter again and allowing the MCU to come out of reset.

A timer overflow function at the eighth counter stage allows a timer interrupt every 1024 internal clock cycles.

Each count of the timer counter register takes eight oscillator cycles or four cycles of the internal clock.

8.5 COP Watchdog

Three counter stages at the end of the timer make up the mask optional computer operating properly (COP) watchdog (see **Figure 8-1**). The COP watchdog is a software error detection system that automatically times out and resets the MCU if not cleared periodically by a program sequence. Writing a logic 0 to bit 0 of the COP register, shown in **Figure 8-4**, clears the COP watchdog and prevents a COP reset.




Figure 8-4. COP Register (COPR)

COPC — COP Clear Bit

This write-only bit resets the COP watchdog. Reading address \$03F0 returns the ROM data at that address.

The COP watchdog is active in the run, wait, and halt modes of operation. The STOP instruction disables the COP watchdog by clearing the counter and turning off its clock source. In applications that depend on the COP watchdog, the STOP instruction can be disabled (converted to halt) by a mask option.

In applications that have wait cycles longer than the COP timeout period, the COP watchdog can be disabled by a mask option.

NOTE: If the voltage on the \overline{IRQ}/V_{PP} pin exceeds a nominal 1.5 × V_{DD} , the COP watchdog turns off and remains off until the \overline{IRQ}/V_{PP} voltage falls below 2 × V_{DD} .

Table 8-2 summarizes recommended conditions for enabling and disabling the COP watchdog.

Table 8-2. COP Watchdog Recommendations

STOP Instruction (Mask Option)	Wait/Halt Time	Recommended COP Watchdog Condition
Disabled	Less than COP timeout period	Enabled ⁽¹⁾
Disabled	Greater than COP timeout period	Disabled

^{1.} Reset the COP watchdog immediately before executing the WAIT/HALT instruction.

Section 9. Personality EPROM (MC68HC05K1 Only)

9.1 Contents

9.2	Introduction	.85
9.3.1	PEPROM Registers	.87
	PEPROM Programming	
9.5	PEPROM Reading	.92

9.2 Introduction

This section describes how to program the 64-bit personality erasable, programmable read-only memory (PEPROM) on the MC68HC05K1 only. **Figure 9-1** shows the structure of the PEPROM subsystem.

NOTE:

The PEPROM cannot be erased in parts offered without the windowed package.




Figure 9-1. PEPROM Block Diagram

MOTOROLA

9.3 PEPROM Registers

Two input/output (I/O) registers control programming and reading of the PEPROM:

- PEPROM bit select register (PEBSR)
- PEPROM status and control register (PESCR)

9.3.1 PEPROM Bit Select Register

The PEPROM bit select register (PEBSR), shown in **Figure 9-2**, selects one of 64 bits in the PEPROM array. Reset clears all the bits in the PEPROM bit select register.




Figure 9-2. PEPROM Bit Select Register (PEBSR)

PEB7 and PEB6 — Not Connected to the PEPROM Array

These read/write bits are available as storage locations. Reset clears PEB7 and PEB6.

PEB5-PEB0 — PEPROM Bit Select Bits

These read/write bits select one of 64 bits in the PEPROM as shown in **Table 9-1**. Bits PEB2–PEB0 select the PEPROM row, and bits PEB5–PEB3 select the PEPROM column. Reset clears PEB5–PEB0, selecting the PEPROM bit in row zero, column zero.

Table 9-1. PEPROM Bit Selection

PEBSR	PEPRO	M Bit Selected
\$00	Row 0	Column 0
\$01	Row 1	Column 0
\$02	Row 2	Column 0
+	\	\
\$07	Row 7	Column 0
\$08	Row 0	Column 1
\$09	Row 1	Column 1
\$0A	Row 2	Column 1
+	\	\
\$0F	Row 7	Column 1
\$10	Row 0	Column 2
\$11	Row 1	Column 2
\$12	Row 2	Column 2
+	\	\rightarrow
\$37	Row 7	Column 6
\$38	Row 0	Column 7
\$39	Row 1	Column 7
\$3A	Row 2	Column 7
\$3B	Row 3	Column 7
\$3C	Row 4	Column 7
\$3D	Row 5	Column 7
\$3E	Row 6	Column 7
\$3F	Row 7	Column 7

9.3.2 PEPROM Status and Control Register

The PEPROM status and control register (PESCR), shown in **Figure 9-3**, controls the PEPROM programming voltage. This register also transfers the PEPROM bits to the internal data bus and contains a row zero flag.




Figure 9-3. PEPROM Status and Control Register (PESCR)

PEDATA — PEPROM Data Bit

This read-only bit is the state of the PEPROM sense amplifier and shows the state of the currently selected bit. Reset does not affect the PEDATA bit.

1 = PEPROM data logic 1

0 = PEPROM data logic 0

PEPGM — PEPROM Program Control Bit

This read/write bit controls the switches that apply the programming voltage, V_{PP}, to the selected PEPROM cell. Reset clears PEPGM.

1 = Programming voltage applied

0 = Programming voltage not applied

PEPRZF — PEPROM Row Zero Flag

This read-only bit is set when the PEPROM bit select register selects the first row (row zero) of the PEPROM array. Selecting any other row clears PEPRZF. Monitoring PEPRZF can reduce the code needed to access one byte of PEPROM. Reset sets PEPRZF.

1 = Row zero selected

0 = Row zero not selected

9.4 PEPROM Programming

Factory-provided software for programming the PEPROM is available through the Motorola Web site at:

htt://mcu.motsps.com

The circuit shown in **Figure 9-4** can be used to program the PEPROM with the factory-provided programming software.

NOTE: The personality EPROM cannot be erased in parts offered without the windowed package.

To program the PEPROM, V_{DD} must be greater than 4.5 Vdc.

The PEPROM also can be programmed by user software with V_{PP} applied to the \overline{IRQ}/V_{PP} pin. This sequence shows how to program each PEPROM bit:

- 1. Select a PEPROM bit by writing to PEBSR.
- 2. Set the PEPGM bit in PESCR.
- 3. Wait 3 ms.
- Clear the PEPGM bit.

NOTE: While the PEPGM bit is set and V_{PP} is applied to the \overline{IRQ}/V_{PP} pin, do not access bits that are to be left unprogrammed (erased).

In the 3-pin RC oscillator configuration, the PEPROM cannot be programmed by user software. If the voltage on \overline{IRQ}/V_{PP} is raised above V_{DD} , the oscillator will revert to a 2-pin oscillator configuration and device operation will be disrupted. The 2-pin RC and crystal configurations are not affected.




Figure 9-4. Programming Circuit

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

9.5 PEPROM Reading

This sequence shows how to read the PEPROM:

- 1. Select a bit by writing to PEBSR.
- 2. Read the PEDATA bit in PESCR.
- 3. Store the PEDATA bit in RAM or in a register.
- 4. Select another bit by changing PEBSR.
- 5. Continue reading and storing the PEDATA bits until the required personality EPROM data is stored.

Reading the PEPROM is easiest when each PEPROM column contains one byte. Selecting a row-0 bit selects the first bit, and incrementing the PEPROM bit select register (PEBSR) selects the next row-1 bit from the same column. Incrementing PEBSR seven more times selects the remaining bits of the column and selects the row-0 bit of the next column, setting the row-0 flag, PEPRZF.

A PEPROM byte that has been read can be transferred to the personality EPROM bit select register (PEBSR) so that subsequent reads of the PEBSR quickly yield that PEPROM byte.

Section 10. Instruction Set

10.1 Contents

10.2	Introduction94
10.3	Addressing Modes
10.3.1	Inherent
10.3.2	Immediate95
10.3.3	Direct
10.3.4	Extended95
10.3.5	Indexed, No Offset
10.3.6	Indexed, 8-Bit Offset96
10.3.7	Indexed, 16-Bit Offset
10.3.8	Relative
10.4	Instruction Types97
10.4.1	Register/Memory Instructions98
10.4.2	Read-Modify-Write Instructions
10.4.3	Jump/Branch Instructions100
10.4.4	Bit Manipulation Instructions102
10.4.5	Control Instructions
10.5	Instruction Set Summary104
10.6	Opcode Map

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

10.2 Introduction

The microcontroller unit (MCU) instruction set has 62 instructions and uses eight addressing modes. The instructions include all those of the M146805 complementary metal oxide semiconductor (CMOS) Family plus one more: the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is stored in the index register, and the low-order product is stored in the accumulator.

10.3 Addressing Modes

The central processor unit (CPU) uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction.

The eight addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

10.3.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

10.3.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

10.3.3 Direct

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address.

10.3.4 Extended

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

10.3.5 Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used random-access memory (RAM) or input/output (I/O) location.

10.3.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the kth element in an n-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The k value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

10.3.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

10.3.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of –128 to +127 bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

10.4 Instruction Types

The MCU instructions fall into five categories:

- Register/memory instructions
- Read-modify-write instructions
- Jump/branch instructions
- Bit manipulation instructions
- Control instructions

10.4.1 Register/Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

Table 10-1. Register/Memory Instructions

Instruction	Mnemonic
Add memory byte and carry bit to accumulator	ADC
Add memory byte to accumulator	ADD
AND memory byte with accumulator	AND
Bit test accumulator	BIT
Compare accumulator	CMP
Compare index register with memory byte	CPX
Exclusive OR accumulator with memory byte	EOR
Load accumulator with memory byte	LDA
Load Index register with memory byte	LDX
Multiply	MUL
OR accumulator with memory byte	ORA
Subtract memory byte and carry bit from accumulator	SBC
Store accumulator in memory	STA
Store index register in memory	STX
Subtract memory byte from accumulator	SUB

10.4.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

NOTE: Do not use read-modify-write operations on write-only registers.

Table 10-2. Read-Modify-Write Instructions

Instruction	Mnemonic
Arithmetic shift left (same as LSL)	ASL
Arithmetic shift right	ASR
Bit clear	BCLR ⁽¹⁾
Bit set	BSET ⁽¹⁾
Clear register	CLR
Complement (one's complement)	СОМ
Decrement	DEC
Increment	INC
Logical shift left (same as ASL)	LSL
Logical shift right	LSR
Negate (two's complement)	NEG
Rotate left through carry bit	ROL
Rotate right through carry bit	ROR
Test for negative or zero	TST ⁽²⁾

Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.

^{2.} TST is an exception to the read-modify-write sequence because it does not write a replacement value.

Technical Data

10.4.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from –128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

Table 10-3. Jump and Branch Instructions

Instruction	Mnemonic
Branch if carry bit clear	BCC
Branch if carry bit set	BCS
Branch if equal	BEQ
Branch if half-carry bit clear	ВНСС
Branch if half-carry bit set	BHCS
Branch if higher	BHI
Branch if higher or same	BHS
Branch if IRQ pin high	BIH
Branch if IRQ pin low	BIL
Branch if lower	BLO
Branch if lower or same	BLS
Branch if interrupt mask clear	ВМС
Branch if minus	ВМІ
Branch if interrupt mask set	BMS
Branch if not equal	BNE
Branch if plus	BPL
Branch always	BRA
Branch if bit clear	BRCLR
Branch never	BRN
Branch if bit set	BRSET
Branch to subroutine	BSR
Unconditional jump	JMP
Jump to subroutine	JSR

10.4.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

Table 10-4. Bit Manipulation Instructions

Instruction	Mnemonic
Bit clear	BCLR
Branch if bit clear	BRCLR
Branch if bit set	BRSET
Bit set	BSET

10.4.5 Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

Table 10-5. Control Instructions

Instruction	Mnemonic
Clear carry bit	CLC
Clear interrupt mask	CLI
No operation	NOP
Reset stack pointer	RSP
Return from interrupt	RTI
Return from subroutine	RTS
Set carry bit	SEC
Set interrupt mask	SEI
Stop oscillator and enable IRQ pin	STOP
Software interrupt	SWI
Transfer accumulator to index register	TAX
Transfer index register to accumulator	TXA
Stop CPU clock and enable interrupts	WAIT

10.5 Instruction Set Summary

Table 10-6. Instruction Set Summary (Sheet 1 of 6)

Source Form	Operation	Description			ffect CCF		2	Address Mode	Opcode	Operand	Cycles
	•		Н	I	N	Z	С	Add	Opc	Ope	ડે
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	A ← (A) + (M) + (C)	‡	_	‡	‡	1	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9	ii dd hh II ee ff ff	
ADD #opr ADD opr ADD opr,X ADD opr,X ADD ,X	Add without Carry	$A \leftarrow (A) + (M)$	‡	_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	ii dd hh II ee ff ff	2 3 4 5 4 3
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \land (M)$		_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh II ee ff ff	2 3 4 5 4 3
ASL opr ASLA ASLX ASL opr,X ASL ,X	Arithmetic Shift Left (Same as LSL)	□ 0 b7 b0	_	_	‡	1	‡	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 6 5
ASR opr ASRA ASRX ASR opr,X ASR ,X	Arithmetic Shift Right	b7 b0	_	_	‡	‡	1	DIR INH INH IX1 IX	37 47 57 67 77	dd ff	5 3 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? C = 0$	_	_	_	_	-	REL	24	rr	3
BCLR n opr	Clear Bit n	Mn ← 0						DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	15 17 19 1B 1D	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	PC ← (PC) + 2 + rel? C = 1						REL	25	rr	3
BEQ rel	Branch if Equal	PC ← (PC) + 2 + rel? Z = 1		_				REL	27	rr	3
BHCC rel	Branch if Half-Carry Bit Clear	PC ← (PC) + 2 + rel ? H = 0	_	_				REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	$PC \leftarrow (PC) + 2 + rel? H = 1$		_	_		<u> -</u>	REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 0$		_	-		-	REL	22	rr	3
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC) + 2 + rel? C = 0$	-	-	-		-	REL	24	rr	3

Technical Data

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

Table 10-6. Instruction Set Summary (Sheet 2 of 6)

Source Form	Operation	Description			ffe C		2	Address Mode	Opcode	Operand	Cycles
	·		Н	I	N	Z	С	Ado	obo	Ope	င်
BIH rel	Branch if IRQ Pin High	PC ← (PC) + 2 + rel? IRQ = 1	<u> </u>	_		_	_	REL	2F	rr	3
BIL rel	Branch if IRQ Pin Low	PC ← (PC) + 2 + rel? IRQ = 0	_	_	_	_	_	REL	2E	rr	3
BIT #opr BIT opr BIT opr BIT opr,X BIT opr,X BIT,X	Bit Test Accumulator with Memory Byte	(A) ∧ (M)	_	_	‡	\$	_	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5 F5	ii dd hh II ee ff ff	
BLO rel	Branch if Lower (Same as BCS)	PC ← (PC) + 2 + rel ? C = 1	-	_	_	_	_	REL	25	rr	3
BLS rel	Branch if Lower or Same	PC ← (PC) + 2 + rel? C ∨ Z = 1	_	_			_	REL	23	rr	3
BMC rel	Branch if Interrupt Mask Clear	PC ← (PC) + 2 + rel? I = 0	<u> </u>	_	_	_	_	REL	2C	rr	3
BMI rel	Branch if Minus	PC ← (PC) + 2 + rel? N = 1	_	_	_	_	_	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	PC ← (PC) + 2 + rel? I = 1	1-	<u> </u>	<u> </u>	_	<u> </u>	REL	2D	rr	3
BNE rel	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel? Z = 0$	<u> </u>	_		_	_	REL	26	rr	3
BPL rel	Branch if Plus	$PC \leftarrow (PC) + 2 + rel? N = 0$	<u> </u>	_		_	_	REL	2A	rr	3
BRA rel	Branch Always	PC ← (PC) + 2 + rel? 1 = 1	<u> </u>	_		_	_	REL	20	rr	3
BRCLR n opr rel	Branch if Bit n Clear	PC ← (PC) + 2 + <i>rel</i> ? Mn = 0	_	_	_		‡	DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	05 07 09 0B 0D	dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5
BRN rel	Branch Never	PC ← (PC) + 2 + rel ? 1 = 0	-	_	_	_	_	REL	21	rr	3
BRSET n opr rel	Branch if Bit n Set	PC ← (PC) + 2 + <i>rel</i> ? Mn = 1	_	_	_		‡	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	02 04 06 08 0A 0C	dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5
BSET n opr	Set Bit n	Mn ← 1	_	_			_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	12 14 16 18 1A 1C	dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5 5
BSR rel	Branch to Subroutine	$PC \leftarrow (PC) + 2; push (PCL)$ $SP \leftarrow (SP) - 1; push (PCH)$ $SP \leftarrow (SP) - 1$ $PC \leftarrow (PC) + rel$	_	_	_	_	_	REL	AD	rr	6
CLC	Clear Carry Bit	C ← 0	-	_	-	_	0	INH	98		2
CLI	Clear Interrupt Mask	I ← 0	<u> </u>	0	_	_	_	INH	9A		2

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

Table 10-6. Instruction Set Summary (Sheet 3 of 6)

Source Form	Operation	Description	Effect on CCR H I N Z C						lress ode	Opcode	Operand	Cycles
Form	·		Н	I	N	z	С	Ado	o	Ope	င်	
CLR opr CLRA CLRX CLR opr,X CLR ,X	Clear Byte	M ← \$00 A ← \$00 X ← \$00 M ← \$00 M ← \$00			0	1	_	DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 6 5	
CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP ,X	Compare Accumulator with Memory Byte	(A) – (M)		_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1	ii dd hh II ee ff ff	2 3 4 5 4 3	
COM opr COMA COMX COM opr,X COM ,X	Complement Byte (One's Complement)	$\begin{aligned} M &\leftarrow (\overline{M}) = \$FF - (M) \\ A &\leftarrow (\overline{A}) = \$FF - (A) \\ X &\leftarrow (\overline{X}) = \$FF - (X) \\ M &\leftarrow (\overline{M}) = \$FF - (M) \\ M &\leftarrow (\overline{M}) = \$FF - (M) \end{aligned}$	_	_	‡	1	1	DIR INH INH IX1 IX	33 43 53 63 73	dd ff	5 3 6 5	
CPX #opr CPX opr CPX opr CPX opr,X CPX opr,X CPX ,X	Compare Index Register with Memory Byte	(X) – (M)			‡	‡	‡	IMM DIR EXT IX2 IX1 IX	A3 B3 C3 D3 E3 F3	ii dd hh II ee ff ff	2 3 4 5 4 3	
DEC opr DECA DECX DEC opr,X DEC ,X	Decrement Byte	$M \leftarrow (M) - 1$ $A \leftarrow (A) - 1$ $X \leftarrow (X) - 1$ $M \leftarrow (M) - 1$ $M \leftarrow (M) - 1$	_	_	‡	‡	_	DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 6 5	
EOR #opr EOR opr EOR opr EOR opr,X EOR opr,X EOR ,X	EXCLUSIVE OR Accumulator with Memory Byte	A ← (A) ⊕ (M)		_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	ii dd hh II ee ff ff	2 3 4 5 4 3	
INC opr INCA INCX INC opr,X INC ,X	Increment Byte	$M \leftarrow (M) + 1$ $A \leftarrow (A) + 1$ $X \leftarrow (X) + 1$ $M \leftarrow (M) + 1$ $M \leftarrow (M) + 1$		_	‡	‡	_	DIR INH INH IX1 IX	3C 4C 5C 6C 7C	dd ff	5 3 3 6 5	
JMP opr JMP opr JMP opr,X JMP opr,X JMP ,X	Unconditional Jump	PC ← Jump Address	_	_			_	DIR EXT IX2 IX1 IX	BC CC DC EC FC		2 3 4 3 2	

Table 10-6. Instruction Set Summary (Sheet 4 of 6)

Source Form	Operation	Description	Effe on C					Address Mode	Opcode	Operand	Cycles
			Н	I	N	z	С	Add	odo	Ope	ػٙ
JSR opr JSR opr JSR opr,X JSR opr,X JSR ,X	Jump to Subroutine	$PC \leftarrow (PC) + n \ (n = 1, 2, \text{ or } 3)$ $Push \ (PCL); \ SP \leftarrow (SP) - 1$ $Push \ (PCH); \ SP \leftarrow (SP) - 1$ $PC \leftarrow Effective \ Address$	_			_		DIR EXT IX2 IX1 IX	BD CD DD ED FD		
LDA #opr LDA opr LDA opr LDA opr,X LDA opr,X LDA ,X	Load Accumulator with Memory Byte	A ← (M)	_		1	1	_	IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	hh II	2 3 4 5 4 3
LDX #opr LDX opr LDX opr, LDX opr,X LDX opr,X LDX ,X	Load Index Register with Memory Byte	X ← (M)			‡	‡		IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	dd hh II	2 3 4 5 4 3
LSL opr LSLA LSLX LSL opr,X LSL ,X	Logical Shift Left (Same as ASL)	D b7 b0	_		‡	‡	‡	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 6 5
LSR opr LSRA LSRX LSR opr,X LSR ,X	Logical Shift Right	0	_		0	1	‡	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 6 5
MUL	Unsigned Multiply	$X : A \leftarrow (X) \times (A)$	0	_	_	_	0	INH	42		1
NEG opr NEGA NEGX NEG opr,X NEG ,X	Negate Byte (Two's Complement)	$\begin{array}{c} M \leftarrow -(M) = \$00 - (M) \\ A \leftarrow -(A) = \$00 - (A) \\ X \leftarrow -(X) = \$00 - (X) \\ M \leftarrow -(M) = \$00 - (M) \\ M \leftarrow -(M) = \$00 - (M) \end{array}$	_		‡	‡	‡	DIR INH INH IX1 IX	30 40 50 60 70	dd ff	5 3 3 6 5
NOP	No Operation			-	-	_	-	INH	9D		2
ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X	Logical OR Accumulator with Memory	$A \leftarrow (A) \lor (M)$			‡	‡		IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh II ee ff ff	
ROL opr ROLA ROLX ROL opr,X ROL ,X	Rotate Byte Left through Carry Bit	b7 b0			‡	1	‡	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 3 6 5

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

Table 10-6. Instruction Set Summary (Sheet 5 of 6)

Source Form	Operation	Description		E on	ffe C			Address Mode	Opcode	Operand	Cycles
	·	·	Н	I	N	Z	С	Ado	ď	Ope	ડે
ROR opr RORA RORX ROR opr,X ROR ,X	Rotate Byte Right through Carry Bit	b7 b0		_	‡	‡	‡	DIR INH INH IX1 IX	36 46 56 66 76	dd ff	5 3 3 6 5
RSP	Reset Stack Pointer	SP ← \$00FF	_	_	-	_	_	INH	9C		2
RTI	Return from Interrupt	$\begin{split} \text{SP} \leftarrow (\text{SP}) + 1; & \text{Pull (CCR)} \\ \text{SP} \leftarrow (\text{SP}) + 1; & \text{Pull (A)} \\ \text{SP} \leftarrow (\text{SP}) + 1; & \text{Pull (X)} \\ \text{SP} \leftarrow (\text{SP}) + 1; & \text{Pull (PCH)} \\ \text{SP} \leftarrow (\text{SP}) + 1; & \text{Pull (PCL)} \end{split}$	‡	‡	‡	‡	‡	INH	80		9
RTS	Return from Subroutine	$SP \leftarrow (SP) + 1$; Pull (PCH) $SP \leftarrow (SP) + 1$; Pull (PCL)		_	_		-	INH	81		6
SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X	Subtract Memory Byte and Carry Bit from Accumulator	$A \leftarrow (A) - (M) - (C)$	_	_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	ii dd hh II ee ff ff	2 3 4 5 4 3
SEC	Set Carry Bit	C ← 1	_	_	-	_	1	INH	99		2
SEI	Set Interrupt Mask	I ← 1	_	1	-	_	_	INH	9B		2
STA opr STA opr STA opr,X STA opr,X STA ,X	Store Accumulator in Memory	$M \leftarrow (A)$		_	‡	‡	_	DIR EXT IX2 IX1 IX	B7 C7 D7 E7 F7	dd hh II ee ff ff	4 5 6 5 4
STOP	Stop Oscillator and Enable IRQ Pin		-	0	_	_	_	INH	8E		2
STX opr STX opr STX opr,X STX opr,X STX ,X	Store Index Register In Memory	$M \leftarrow (X)$	_	_	‡	‡	_	DIR EXT IX2 IX1 IX	BF CF DF EF FF	dd hh II ee ff ff	4 5 6 5 4
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X	Subtract Memory Byte from Accumulator	A ← (A) − (M)		_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX	A0 B0 C0 D0 E0 F0		2 3 4 5 4 3
SWI	Software Interrupt	$\begin{array}{c} PC \leftarrow (PC) + 1; Push (PCL) \\ SP \leftarrow (SP) - 1; Push (PCH) \\ SP \leftarrow (SP) - 1; Push (X) \\ SP \leftarrow (SP) - 1; Push (A) \\ SP \leftarrow (SP) - 1; Push (CCR) \\ SP \leftarrow (SP) - 1; I \leftarrow 1 \\ PCH \leftarrow Interrupt Vector High Byte \\ PCL \leftarrow Interrupt Vector Low Byte \\ \end{array}$		1	_			INH	83		1 0
TAX	Transfer Accumulator to Index Register	X ← (A)	-	-	-	-	-	INH	97		2

Technical Data

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

Table 10-6. Instruction Set Summary (Sheet 6 of 6)

Source	Operation	Description		Effect on CCR				Address	Opcode	Operand	Cycles
Form	'	·	Н	I	N	z	С	Ado	obo	obe	ડે
TST opr TSTA TSTX TST opr,X TST ,X	Test Memory Byte for Negative or Zero	(M) - \$00	_	_	‡	‡	_	DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd ff	4 3 3 5 4
TXA	Transfer Index Register to Accumulator	A ← (X)		_	-	_	_	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts		-	0	-	_	_	INH	8F		2
A Acc	cumulator	opr Or	perano	o) b	ne (or tv	vo l	ovtes)			

Α	Accumulator	opr	Operand (one or two bytes)
С	Carry/borrow flag	PC	Program counter
CCR	Condition code register	PCH	Program counter high byte
dd	Direct address of operand	PCL	Program counter low byte
dd rr	Direct address of operand and relative offset of branch instruction	REL	Relative addressing mode
DIR	Direct addressing mode	rel	Relative program counter offset byte
ee ff	High and low bytes of offset in indexed, 16-bit offset addressing	rr	Relative program counter offset byte
EXT	Extended addressing mode	SP	Stack pointer
ff	Offset byte in indexed, 8-bit offset addressing	X	Index register
Н	Half-carry flag	Z	Zero flag
hh II	High and low bytes of operand address in extended addressing	#	Immediate value
1	Interrupt mask	^	Logical AND
ii	Immediate operand byte	V	Logical OR
IMM	Immediate addressing mode	\oplus	Logical EXCLUSIVE OR
INH	Inherent addressing mode	()	Contents of
IX	Indexed, no offset addressing mode	-()	Negation (two's complement)
IX1	Indexed, 8-bit offset addressing mode	\leftarrow	Loaded with
IX2	Indexed, 16-bit offset addressing mode	?	If
M	Memory location	•	Concatenated with
N	Negative flag	‡	Set or cleared
n	Any bit	_	Not affected

10.6 Opcode Map

See **Table 10-7**.

- Rev. 2.0

Table 10-7. Opcode Map

nical Data		Bit Man	ipulation	Branch		Read	d-Modify-V	Vrite		Cont	trol	Register/Memory					1	
Ö		DIR	DIR	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM DIR EXT IX2 IX1 IX				IX	-	
ata	MSB LSB	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	MSB LSB
	0	BRSET0 3 DIR	BSET0 BSET0 DIR	3 BRA 2 REL	5 NEG 2 DIR	3 NEGA 1 INH	NEGX 1 INH	0 NEG 2 IX1	NEG	9 RTI 1 INH		SUB 2 IMM	SUB 2 DIR	SUB 3 EXT	SUB 3 IX2	SUB 2 IX1	SUB I IX	o
	1	BRCLR0 3 DIR	BCLR0 BCLR0 DIR	3 BRN 2 REL						6 RTS 1 INH		CMP 2 IMM	CMP 2 DIR	CMP 3 EXT	5 CMP 3 IX2	CMP 2 IX1	3 CMP 1 IX	1
	2	BRSET1 3 DIR	BSET1 2 DIR	3 BHI 2 REL		11 MUL 1 INH						SBC 2 IMM	SBC 2 DIR	SBC 3 EXT	SBC 1X2	SBC IX1	SBC IX	2
	3	BRCLR1 3 DIR	BCLR1 2 DIR	3 BLS 2 REL	COM 2 DIR	COMA 1 INH	COMX 1 INH	6 COM 2 IX1	сом	10 SWI 1 INH		CPX 2 IMM	CPX 2 DIR	CPX 3 EXT	5 CPX 3 IX2	CPX 2 IX1	CPX I IX	3
	4	BRSET2 3 DIR	BSET2 2 DIR	BCC REL	5 LSR 2 DIR	3 LSRA 1 INH	LSRX 1 INH	6 LSR 2 IX1	LSR 1 IX			2 AND 2 IMM	3 AND 2 DIR	AND 3 EXT	5 AND 3 IX2	AND 2 IX1	AND IX	4
	5	BRCLR2 3 DIR	5 BCLR2 2 DIR	3 BCS/BLO 2 REL								BIT 2 IMM	3 BIT 2 DIR	4 BIT 3 EXT	5 BIT 3 IX2	4 BIT 2 IX1	BIT I IX	5
	6	BRSET3 3 DIR	BSET3 2 DIR	3 BNE 2 REL	5 ROR 2 DIR	3 RORA 1 INH	3 RORX 1 INH	6 ROR 2 IX1	ROR			LDA 2 IMM	3 LDA 2 DIR	4 LDA 3 EXT	5 LDA 3 IX2	LDA 2 IX1	LDA I IX	6
	7	BRCLR3 3 DIR	BCLR3 2 DIR	3 BEQ 2 REL	5 ASR 2 DIR	3 ASRA 1 INH	ASRX 1 INH	ASR 2 IX1	ASR 1 IX		TAX 1 INH		STA 2 DIR	5 STA 3 EXT	STA 3 IX2	STA 2 IX1	STA I IX	7
	8	BRSET4 3 DIR	BSET4 2 DIR	3 BHCC 2 REL			3 ASLX/LSLX 1 INH		ASL/LSL 1 IX		CLC 1 INH	EOR 2	EOR 2 DIR	EOR 3 EXT	EOR 3 IX2	EOR IX1	EOR IX	8
	9	BRCLR4 3 DIR	5 BCLR4 2 DIR	3 BHCS 2 REL	5 ROL 2 DIR	3 ROLA 1 INH	3 ROLX 1 INH	6 ROL 2 IX1	ROL		SEC 1 INH	ADC 2 IMM	3 ADC 2 DIR	ADC 3 EXT	ADC 3 IX2	ADC 1X1	ADC I IX	9
MC	Α	BRSET5 3 DIR	BSET5 2 DIR	3 BPL 2 REL	DEC 2 DIR	3 DECA 1 INH	DECX 1 INH	DEC 2 IX1	DEC 1 IX		2 CLI 1 INH	ORA 2 IMM	3 ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA 2 IX1	ORA I IX	A
)H89	В	BRCLR5 3 DIR	BCLR5 2 DIR	3 BMI 2 REL							SEI 1 INH	ADD 2 IMM	3 ADD 2 DIR	ADD 3 EXT	ADD 3 IX2	ADD 1X1	ADD I IX	В
MC68HC05K0 •	С	BRSET6 3 DIR	BSET6 2 DIR	3 BMC 2 REL	5 INC 2 DIR	3 INCA 1 INH	3 INCX 1 INH	6 INC 2 IX1	INC 1 IX		2 RSP 1 INH		JMP 2 DIR	3 JMP 3 EXT	JMP 3 IX2	3 JMP 2 IX1	JMP I IX	С
) • M	D	BRCLR6 3 DIR	BCLR6 2 DIR	3 BMS 2 REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	5 TST 2 IX1	TST IX		NOP 1 INH	BSR 2 REL	5 JSR 2 DIR	6 JSR 3 EXT	JSR 3 IX2	JSR 2 IX1	JSR I IX	D
C68H	E	BRSET7 3 DIR	BSET7 2 DIR	BIL 2 REL						STOP 1 INH		LDX 2 IMM	3 LDX 2 DIR	LDX 3 EXT	LDX 3 IX2	LDX 2 IX1	LDX I IX	E
MC68HC05K1	F	BRCLR7 3 DIR	BCLR7 2 DIR	BIH	CLR	3 CLRA 1 INH	3 CLRX 1 INH	CLR	CLR	2 WAIT 1 INH	2 TXA 1 INH		STX 2 DIR	STX	STX	STX 2 IX1	STX I IX	F
<u>.</u>		INH = Inh	erent	RI	EL = Relat	ive						MSB	0	MSB of C	Opcode in I	Hexadecim	al	

INH = Inherent IMM = Immediate

EXT = Extended

DIR = Direct

IX = Indexed, No Offset IX1 = Indexed, 8-Bit Offset IX2 = Indexed, 16-Bit Offset

LSB of Opcode in Hexadecimal

LSB 5 Number of Cycles Opcode Mnemonic Number of Bytes/Addressing Mode 0

MSB of Opcode in Hexadecimal

Section 11. Electrical Specifications

11.1 Contents

11.2	Introduction
11.3	Maximum Ratings112
11.4	Equivalent Pin Loading112
11.5	Operating Temperature Range113
11.6	Thermal Characteristics
11.7	Power Considerations114
11.8	5.0-Volt DC Electrical Characteristics115
11.9	3.3-Volt DC Electrical Specifications116
11.10	5.0-Volt Control Timing120
11.11	3.3-Volt Control Timing121
11.12	Typical Oscillator Characteristics

11.2 Introduction

This section contains electrical and timing specifications.

11.3 Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table here. Keep V_{ln} and V_{Out} within the range $V_{SS} \leq (V_{ln} \text{ or } V_{Out}) \leq V_{DD}$. Connect unused inputs to the appropriate voltage level, either V_{SS} or V_{DD} .

Rating ⁽¹⁾	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to +7.0	V
Current drain per pin excluding V _{DD} and V _{SS}	I	25	mA
Storage temperature range	T _{STG}	-65 to +150	°C


^{1.} Maximum values are not guaranteed operating values.

NOTE:

This device is not guaranteed to operate properly at the maximum ratings. Refer to 11.8 5.0-Volt DC Electrical Characteristics and 11.9 3.3-Volt DC Electrical Specifications for guaranteed operating conditions.

11.4 Equivalent Pin Loading

Figure 11-1 shows the equivalent input/output (I/O) pin loading for test purposes.



PINS	V _{DD}	R1	R2	С
PA3-PA0, PB1-PB0	4.5 V	$3.26~\mathrm{k}\Omega$	2.38 kΩ	50 pF
PA7-PA4	4.5 V	470 Ω	2.38 kΩ	50 pF
PA3-PA0, PB1-PB0	3.0 V	10.91 kΩ	6.32 kΩ	50 pF

Figure 11-1. Equivalent Test Load

Technical Data

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

11.5 Operating Temperature Range

Rating	Symbol	Value	Unit
Operating temperature range MC68HC05K0/K1P ⁽¹⁾ , DW ⁽²⁾ MC68HC05K0/K1C ⁽³⁾ P, CDW MC68HC05K0/K1V ⁽⁴⁾ P, VDW	T _A	0 to +70 -40 to +85 -40 to +105	°C

- 1. P = Plastic dual in-line package (PDIP)
- 2. DW = Small outline integrated circuit (SOIC)
- 3. C = Extended temperature range (-40° C to $+85^{\circ}$ C)
- 4. V = Automotive temperature range (-40° C to $+105^{\circ}$ C)

11.6 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Maximum junction temperature	T _J	150	°C
Thermal resistance MC68HC05K0/K1P ⁽¹⁾ MC68HC05K0/K1DW ⁽²⁾	θ_{JA}	100 140	°C/W

^{1.} P = Plastic dual in-line package (PDIP)

^{2.} DW = Small outline integrated circuit (SOIC)

11.7 Power Considerations

The average chip junction temperature, T_J, in °C can be obtained from:

$$T_{.I} = T_A + (P_D \times \theta_{.IA}) \tag{1}$$

Where:

T_A = ambient temperature in °C

 θ_{JA} = package thermal resistance, junction to ambient in °C/W

 $P_D = P_{INT} + P_{I/O}$

 $P_{INT} = I_{CC} \times V_{CC} = chip internal power dissipation$

P_{I/O} = power dissipation on input and output pins (user-determined)

For most applications, P_{I/O} < P_{INT} and can be neglected.

Ignoring $P_{I/O}$, the relationship between P_D and T_J is approximately:

$$P_{D} = \frac{K}{T_{J} + 273^{\circ}C}$$
 (2)

Solving equations (1) and (2) for K gives:

$$= P_D x (T_A + 273^{\circ}C) + \theta_{JA} x (P_D)^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D and P_D and be obtained by solving equations (1) and (2) iteratively for any value of P_D .

11.8 5.0-Volt DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Тур	Max	Unit
Output voltage $I_{Load} = 10.0 \ \mu A$ $I_{Load} = -10.0 \ \mu A$	V _{OL} V _{OH}	 V _{DD} -0.1	_	0.1 —	V
Output high voltage (I _{Load} = -0.8 mA) PA7-PA0, PB1/OSC3, PB0	V _{OH}	V _{DD} - 0.8		_	V
Output low voltage PA3-PA0, PB1/OSC3, PB0 (I _{Load} = 1.6 mA) PA7-PA4 (I _{Load} = 8.0 mA)	V _{OL}		<u> </u>	0.4 0.4	V
Input high voltage PA7-PA0, PB1/OSC3, PB0, IRQ/V _{PP} , RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input low voltage PA7–PA0, PB1/OSC3, PB0, IRQ/V _{PP} , RESET, OSC1	V _{IL}	V _{SS}	_	$0.3 \times V_{DD}$	V
Supply current Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25°C 0°C to +70°C (Standard) -40°C to +85°C (Extended) LVR enabled (25°C) LVR disabled (25°C)	I _{DD}	_ _ _ _ _ _	2.0 0.4 0.2 0.7 1 45 0.2	7 4 10 10 10 100 100	mA mA μA μA μA μA
I/O ports hi-z leakage current PA7–PA0, PB1/OSC3, PB0 (pulldown devices off)	I _{OZ}	_	_	±10	μΑ
Input pulldown current PA7–PA0, PB1/OSC3, PB0 (pulldown devices on)	I _{IL}	50	75	200	μА
Input current IRQ/V _{PP} , OSC1 RESET (pulldown device off) RESET (pulldown device on)	I _{In}	 1.0	 4.0	±1 ±1 8.0	μΑ μΑ mA
Capacitance Ports (input or output) RESET, IRQ/V _{PP}	C _{Out}		<u> </u>	12 8	pF
Low-voltage reset threshold	V _{LVR}	2.8	3.5	4.5	V
Oscillator internal resistor (OSC1 to OSC2)	R _{OSC}	1.0	2.0	3.0	ΜΩ
PEPROM programming voltage ⁽⁵⁾	V _{PP}	17.0	17.5	18.0	V
PEPROM programming current	I _{PP}	_	5	10	mA

- 1. V_{DD} = 5.0 V ±10%, typical values reflect average measurements at midpoint of voltage range at 25°C
- 2. Run (operating) I_{DD} measured using external square wave clock source (f_{osc} = 4.2 MHz). All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. C_L = 20 pF on OSC2. OSC2 capacitance linearly affects run I_{DD} .
- 3. Wait I_{DD} measured using external square wave clock source (f_{osc} = 4.2 MHz) All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. C_L = 20 pF on OSC2. All ports configured as inputs. V_{IL} = 0.2 V, V_{IH} = V_{DD} 0.2 V. OSC2 capacitance linearly affects wait I_{DD} .
- 4. Stop I_{DD} measured with OSC1 = V_{DD} . All ports configured as inputs. V_{IL} = 0.2 V, V_{IH} = V_{DD} 0.2 V.
- 5. Programming voltage measured at IRQ/V_{PP} pin

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

11.9 3.3-Volt DC Electrical Specifications


Characteristic	Symbol	Min	Typ ⁽¹⁾	Max	Unit
Output voltage $I_{Load} = 10.0 \ \mu A$ $I_{Load} = -10.0 \ \mu A$	V _{OL} V _{OH}	 V _{DD} – 0.1		0.1	V
Output high voltage (I _{Load} = -0.4 mA) PA7-PA0, PB1/OSC3, PB0	V _{OH}	V _{DD} - 0.3	_	_	V
Output low voltage PA3–PA0, PB1/OSC3, PB0 (I_{Load} = 0.4 mA) PA7–PA4 (I_{Load} = 3.0 mA)	V _{OL}		_	0.3 0.3	V V
Input high voltage PA7–PA0, PB1/OSC3, PB0, IRQ/V _{PP} , RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input low voltage PA7–PA0, PB1/OSC3, PB0, IRQ/V _{PP} , RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Supply current Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25°C 0°C to 70°C (standard) -40°C to +85°C (extended)	I _{DD}	_ _ _ _ _	0.8 0.3 0.05 0.5 1	2.5 1.0 5 5 5	mA mA μA μA μA
I/O ports hi-z leakage current PA7–PA0, PB1/OSC3, PB0 (pulldown devices off)	I _{OZ}	_	_	±10	μΑ
Input pulldown current PA7–PA0, PB1/OSC3, PB0 (pulldown devices on)	I _{IL}	10	20	100	μА
Input current IRQ/V _{PP} , OSC1 RESET (pulldown devices off) RESET (pulldown devices on)	I _{In}	 0.2	 2.0	±1 ±1 4.0	μΑ μΑ mA
Capacitance Ports (input or output) RESET, IRQ/V _{PP}	C _{Out} C _{In}	_ _		12 8	pF
Oscillator internal resistor (OSC1 to OSC2)	R _{OSC}	1.0	2.0	3.0	ΜΩ

^{1.} V_{DD} = 3.3 V ±0.3 V, typical values reflect average measurements at midpoint of voltage range at 25°C

^{2.} Run (operating) I_{DD} measured using external square wave clock source (f_{osc} = 2.0 MHz) with all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2. OSC2 capacitance linearly affects run I_{DD} .

^{3.} Wait I_{DD} measured using external square wave clock source (f_{osc} = 2.0 MHz). All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. C_L = 20 pF on OSC2. All ports configured as inputs. V_{IL} = 0.2 V, V_{IH} = V_{DD} – 0.2 V. OSC2 capacitance linearly affects wait I_{DD} .


^{4.} Stop I_{DD} measured with OSC1 = V_{DD} . Low-voltage reset disabled. All ports configured as inputs. V_{IL} = 0.2 V, V_{IH} = V_{DD} - 0.2 V.



Notes:

- 1. Shaded area indicates variation in driver characteristics due to changes in temperature and for normal processing tolerances. Within the limited range of values shown, V versus I curves are approximately straight lines.
- 2. At V_{DD} = 5.0 V, devices are specified and tested for $V_{OH} \ge V_{DD}$ 800 mV @ I_{OH} = –0.8 mA.
- 3. At V_{DD} = 3.3 V, devices are specified and tested for $V_{OH} \ge V_{DD}$ 300 mV @ I_{OH} = –0.2 mA.

Figure 11-2. Typical High-Side Driver Characteristics



Notes:

- 1. Shaded area indicates variation in driver characteristics due to changes in temperature and for normal processing tolerances. Within the limited range of values shown, V versus. I curves are approximately straight lines.
- 2. At V_{DD} = 5.0 V, devices are specified and tested for $V_{OL} \le$ 400 mV @ I_{OL} = 1.6 mA.
- 3. At V_DD = 3.3 V, devices are specified and tested for V_OL \leq 300 mV @ I_OL = 0.4 mA.

Figure 11-3. Typical Low-Side Driver Characteristics




Figure 11-4. Typical Run I_{DD} versus Internal Clock Frequency




Figure 11-5. Typical Wait I_{DD} versus Internal Clock Frequency




Figure 11-6. Typical Stop I_{DD} versus Temperature

11.10 5.0-Volt Control Timing

Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
Oscillator frequency 3-pin RC oscillator 2-pin RC oscillator Crystal ⁽²⁾ /ceramic resonator External clock	f _{osc}	0.1 ⁽³⁾ 0.1 ⁽²⁾ 0.500 dc	1.2 2.4 4.0 4.0	MHz
Internal operating frequency (f _{osc} ÷ 2) 3-pin RC oscillator 2-pin RC oscillator Crystal ⁽¹⁾ /ceramic resonator External clock	f _{op}	0.05 ⁽²⁾ 0.05 ⁽²⁾ 0.250 dc	0.6 1.2 2.0 2.0	MHz
2-pin RC oscillator frequency combined stability ⁽⁴⁾ $f_{osc} = 2.0 \text{ MHz}; V_{DD} = 5.0 \text{ Vdc} \pm 10\%; T_A = -40^{\circ}\text{C to} +85^{\circ}\text{C} \\ f_{osc} = 2.0 \text{ MHz}; V_{DD} = 5.0 \text{ Vdc} \pm 10\%; T_A = 0^{\circ}\text{C to} +40^{\circ}\text{C}$	$\Delta f_{ m osc}$		±25 ±15	%
3-pin RC oscillator frequency combined stability ⁽³⁾ $f_{osc} = 1.0 \text{ MHz}; V_{DD} = 5.0 \text{ Vdc} \pm 10\%; T_A = -40^{\circ}\text{C to} +85^{\circ}\text{C} \\ f_{osc} = 1.0 \text{ MHz}; V_{DD} = 5.0 \text{ Vdc} \pm 10\%; T_A = 0^{\circ}\text{C to} +40^{\circ}\text{C}$	$\Delta f_{ m osc}$	_ _	±15 ±7	%
Cycle time (1 ÷ f _{op})	t _{cyc}	500	_	ns
RC oscillator stabilization time	t _{RCON}	_	1	ms
Crystal oscillator startup time	t _{OXOV}	_	100	ms
Stop recovery startup time	t _{ILCH}	_	100	ms
RESET pulse width low	t _{RL}	1.5	_	t _{cyc}
Timer resolution ⁽⁵⁾	t _{RESL}	4.0	_	t _{cyc}
IRQ interrupt pulse width low (edge-triggered)	t _{ILIH}	250	_	ns
IRQ interrupt pulse period	t _{ILIL}	Note ⁽⁶⁾	_	t _{cyc}
PA3-PA0 interrupt pulse width high (edge-triggered)	t _{IHIL}	250	_	ns
PA3-PA0 interrupt pulse period	t _{IHIH}	Note ⁽⁵⁾	_	t _{cyc}
OSC1 pulse width	t _{OH} , t _{OL}	200	_	ns
PEPROM programming time per byte ⁽⁷⁾	t _{EPGM}	10	15	ms
PEPROM programming time per byte ⁽⁷⁾	t _{EPGM}	10	15	ms

^{1.} V_{DD} = 5.0 Vdc ±10% 2. Use only AT-cut crystals.

^{3.} Minimum oscillator frequency with RC oscillator option is limited only by size of external R and C and leakage of external C.

^{4.} Includes processing tolerances and variations in temperature and supply voltage; excludes tolerances of external R and C.

^{5.} The 2-bit timer prescaler is the limiting factor in determining timer resolution.

^{6.} The minimum period, t_{ILIL} or t_{IHIH}, should not be less than the number of cycles it takes to execute the interrupt service routine plus 19 t_{cyc}.

7. Programming time per byte is t_{EPGM} which may be accumulated during multiple programming passes.

11.11 3.3-Volt Control Timing

Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
Oscillator frequency 3-pin RC oscillator 2-pin RC oscillator Crystal ⁽²⁾ /ceramic resonator External clock	f _{osc}	0.1 ⁽³⁾ 0.1 ⁽²⁾ 0.500 dc	1.2 2.0 2.0 2.0	MHz
Internal operating frequency (f _{osc} ÷ 2) 3-pin RC oscillator 2-pin RC oscillator Crystal ⁽¹⁾ /ceramic resonator External clock	f _{op}	0.05 ⁽²⁾ 0.05 ⁽²⁾ 0.250 dc	0.6 1.0 1.0 1.0	MHz
2-pin RC oscillator frequency combined stability ⁽⁴⁾ $f_{osc} = 2.0 \text{ MHz}; \text{ V}_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ V}; \text{ T}_{A} = -40^{\circ}\text{C to} +85^{\circ}\text{C} \\ f_{osc} = 2.0 \text{ MHz}; \text{ V}_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ V}; \text{ T}_{A} = 0^{\circ}\text{C to} +40^{\circ}\text{C}$	$\Delta f_{ m osc}$		±35 ±20	%
3-pin RC oscillator frequency combined stability ⁽³⁾ $f_{osc} = 1.0 \text{ MHz}; V_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ V}; T_A = -40^{\circ}\text{C to} +85^{\circ}\text{C} \\ f_{osc} = 1.0 \text{ MHz}; V_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ V}; T_A = 0^{\circ}\text{C to} +40^{\circ}\text{C}$	$\Delta f_{ m osc}$	_	±15 ±10	%
Cycle time (1 ÷ f _{op})	t _{cyc}	1000	_	ns
RC oscillator stabilization time	t _{RCON}	_	1	ms
Crystal oscillator startup time	t _{OXOV}	_	100	ms
Stop recovery startup time	t _{ILCH}	_	100	ms
RESET pulse width low	t _{RL}	1.5	_	t _{cyc}
Timer resolution ⁽⁵⁾	t _{RESL}	4.0	_	t _{cyc}
IRQ interrupt pulse width low (edge-triggered)	t _{ILIH}	250	_	ns
IRQ interrupt pulse period	t _{ILIL}	Note ⁽⁶⁾	_	t _{cyc}
PA3-PA0 interrupt pulse width high (edge-triggered)	t _{IHIL}	250	_	ns
PA3-PA0 interrupt pulse period	t _{IHIH}	Note ⁽⁵⁾	_	t _{cyc}
OSC1 pulse width	t _{OH} , t _{OL}	200	_	ns

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

^{1.} V_{DD} = 3.3 Vdc ±10% 2. Use only AT-cut crystals.

^{3.} Minimum oscillator frequency with RC oscillator option is limited only by size of external R and C and leakage of external C.

^{4.} Includes processing tolerances and variations in temperature and supply voltage; excludes tolerances of external R and C.

^{5.} The 2-bit timer prescaler is the limiting factor in determining timer resolution.

6. The minimum period, t_{ILIL} or t_{IHIH}, should not be less than the number of cycles it takes to execute the interrupt service routine plus 19 t_{cyc}.






Figure 11-7. External Interrupt Timing



Notes:

- 1. Internal clocking from OSC1 pin
- Edge-triggered external interrupt mask option
 Edge- and level-triggered external interrupt mask option
- 4. Reset vector shown as example


Figure 11-8. Stop Mode Recovery Timing



Notes:

- 1. Power-on reset threshold is typically between 1 V and 2 V.
- 2. Internal clock, internal address bus, and internal data bus are not available externally.

Figure 11-9. Power-On Reset Timing



Notes:

- 1. Internal clock, internal address bus, and internal data bus are not available externally.
- 2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 11-10. External Reset Timing

11.12 Typical Oscillator Characteristics

Parameter		V _{DD} = 3.0 V	V _{DD} = 5.0 V	Units	
Oscillator Type	Nominal Frequency	V _{DD} = 3.0 V	V _{DD} = 3.0 V	Omis	
	y Variation to-Part)				
2-pin RC oscillator	2 MHz	±12	±7	%	
3-pin RC oscillator	1 MHz	±5	±4	70	
		1			
	cy Variation mperature				
2-pin RC oscillator	2 MHz	-2100	-1600	nnm/°C	
3-pin RC oscillator	1 MHz	-1100	-1100	ppm/°C	
	cy Variation ply Voltage				
2-pin RC oscillator	2 MHz	±1.0	±0.2	%f/%V	
3-pin RC oscillator	1 MHz	±0.3	±0.1	701/ /0 V	
	e Frequency tions ⁽¹⁾				
2-pin RC oscillator	2 MHz	±36	±20	%	
3-pin RC oscillator	1 MHz	±16	±13	/0	

^{1.} $V_{DD} \pm 10\%$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$




Figure 11-11. 2-Pin RC Oscillator R versus Frequency ($V_{DD} = 5.0 \text{ V}$)




Figure 11-12. 3-Pin RC Oscillator R versus Frequency (V_{DD} = 5.0 V)




Figure 11-13. 2-Pin Oscillator R versus Frequency ($V_{DD} = 3.0 \text{ V}$)




Figure 11-14. 3-Pin Oscillator R versus Frequency ($V_{DD} = 3.0 \text{ V}$)

Section 12. Mechanical Specifications

12.1 Contents

12.2	Introduction12	27
12.3	MC68HC05K0/MC68HC05K1P (PDIP)	28
12.4	MC68HC05K0/MC68HC05K1DW (SOIC)	28

12.2 Introduction

Package dimensions available at the time of this publication are provided in this section. The packages are:


- 16-pin plastic dual-in-line package (PDIP)
- 16-pin small outline integrated circuit (SOIC)

To make sure that you have the latest case outline specifications, contact one of these:

- Local Motorola sales office
- Motorola Mfax
 - Phone 602-244-6609
 - EMAIL rmfax0@email.sps.mot.com
- World Wide Web (wwweb) at http://www.mcu.motsps.com


Follow Mfax or wwweb on-line instructions to retrieve the current mechanical specifications.

12.3 MC68HC05K0/MC68HC05K1P (PDIP)



	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 E	3SC
Н	0.050	BSC	1.27 E	3SC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
М	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01

12.4 MC68HC05K0/MC68HC05K1DW (SOIC)



	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	10.15	10.45	0.400	0.411
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27	BSC	0.050	BSC
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

Section 13. Ordering Information

13.1 Contents

13.2	Introduction1	29
13.3	MCU Ordering Forms	30
13.4.1	Application Program Media	31
13.5	ROM Program Verification	32
13.6	ROM Verification Units (RVUs)1	33
13.7	MCU Order Numbers	34

13.2 Introduction

This section contains instructions for ordering custom-masked read-only memory (ROM) microcontroller units (MCU).

13.3 MCU Ordering Forms

To initiate an order for a ROM-based MCU, first obtain the current ordering form for the MCU from a Motorola representative. Submit these items when ordering MCUs:

- A current MCU ordering form that is completely filled out.
 Contact a Motorola sales office for assistance.
- A copy of the customer specification if the customer specification deviates from the Motorola specification for the MCU
- Customer's application program on one of the media listed in
 13.4 Application Program Media

The current MCU ordering form is also available through the World Wide Web (wwweb) at http://www.mcu.motsps.com

13.4 Application Program Media

Deliver the application program to Motorola in one of these media:

- Macintosh®¹ 3 1/2-inch diskette (double-sided double-density 800 Kbytes or double-sided high-density 1.4 Mbytes)
- MS-DOS®² or PC-DOS®³ 3 1/2-inch diskette (double-sided double-density 720 Kbytes or double-sided high-density 1.44 Mbytes)
- MS-DOS® or PC-DOS® 5 1/4-inch diskette (double-sided double-density 360 Kbytes or double-sided high-density 1.2 Mbytes)
- Erasable, programmable read-only memory(s) (EPROM) 2716, 2732, 2764, 27,128, 27,256, or 27,512 (depending on the size of the memory map of the MCU)

Use positive logic for data and addresses.

Technical Data

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

^{1.} Macintosh is a registered trademark of Apple Computer, Inc.

^{2.} MS-DOS is a registered trademark of Microsoft, Inc.

^{3.} PC-DOS is a registered trademark of International Business Machines Corporation.

13.4.1 Diskettes

If submitting the application program on a diskette, clearly label the diskette with this information:

- Customer name
- Customer part number
- Project or product name
- Filename of object code
- Date
- Name of operating system that formatted diskette
- Formatted capacity of diskette

On diskettes, the application program must be in Motorola's S-record format (S1 and S9 records), a character-based object file format generated by M6805 cross assemblers and linkers.

NOTE:

Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write \$00 in all non-user ROM locations or leave all non-user ROM locations blank. See the current MCU ordering form for additional requirements.

If the memory map has two user ROM areas with the same addresses, then write the two areas in separate files on the diskette. Label the diskette with both filenames.

In addition to the object code, a file containing the source code can be included. Motorola keeps this code confidential and uses it only to expedite ROM pattern generation in case of any difficulty with the object code. Label the diskette with the filename of the source code.

13.4.2 EPROMs

If submitting the application program in an EPROM, clearly label the EPROM with this information:

- Customer name
- Customer part number
- Checksum
- Project or product name
- Date

NOTE:

Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write \$00 in all non-user ROM locations. See the current MCU ordering form for additional requirements.

Submit the application program in one EPROM large enough to contain the entire memory map. If the memory map has two user ROM areas with the same addresses, then write the two areas on separate EPROMs. Label the EPROMs with the addresses they contain.

Pack EPROMs securely in a conductive IC carrier for shipment. Do not use Styrofoam^{®1}.

13.5 ROM Program Verification

The primary use for the on-chip ROM is to hold the customer's application program. The customer develops and debugs the application program and then submits the MCU order along with the application program.

Motorola inputs the customer's application program code into a computer program that generates a listing verify file. The listing verify file represents the memory map of the MCU. The listing verify file contains the user ROM code and may also contain non-user ROM code, such as

Technical Data

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

^{1.} Styrofoam is a registered trademark of The Dow Chemical Company.

self-check code. Motorola sends the customer a computer printout of the listing verify file along with a listing verify form.

To aid the customer in checking the listing verify file, Motorola will program the listing verify file into customer-supplied blank EPROMs or preformatted Macintosh or DOS disks. All original pattern media are filed for contractual purposes and are not returned.

Check the listing verify file thoroughly, then complete and sign the listing verify form and return the listing verify form to Motorola. The signed listing verify form constitutes the contractual agreement for the creation of the custom mask.

13.6 ROM Verification Units (RVUs)

After receiving the signed listing verify form, Motorola manufactures a custom photographic mask. The mask contains the customer's application program and is used to process silicon wafers. The application program cannot be changed after the manufacture of the mask begins. Motorola then produces 10 MCUs, called RVUs, and sends the RVUs to the customer. RVUs are usually packaged in unmarked ceramic and tested to 5 Vdc at room temperature. RVUs are not tested to environmental extremes because their sole purpose is to demonstrate that the customer's user ROM pattern was properly implemented. The 10 RVUs are free of charge with the minimum order quantity but are not production parts. RVUs are not guaranteed by Motorola Quality Assurance.

13.7 MCU Order Numbers

Table 13-1 lists the MC order numbers for the available package types.

Table 13-1. MCU Order Numbers

Package Type	Operating Temperature Ranges	MC Order Number
16-pin plastic dual in-line package (PDIP)	0°C to 70°C	MC68HC05K0P ⁽¹⁾ , DW ⁽²⁾
16-pin plastic dual in-line package (PDIP)	-40°C to +85°C	MC68HC05K0C ⁽³⁾ P, CDW
16-pin small outline integrated circuit (SOIC)	-40°C to +105°C	MC68HC05K0V ⁽⁴⁾ P, VDW
16-pin plastic dual in-line package (PDIP)	0°C to 70°C	MC68HC05K1P, DW
16-pin plastic dual in-line package (PDIP)	-40°C to +85°C	MC68HC05K1CP, CDW
16-pin small outline integrated circuit (SOIC)	-40°C to +105°C	MC68HC05K1VP, VDW

^{1.} P = Plastic dual in-line package (PDIP)

^{2.} DW = Small outline integrated circuit (SOIC)

^{3.} C = Extended temperature range (-40° C to $+85^{\circ}$ C)

^{4.} V = Automotive temperature range (-40° C to $+105^{\circ}$ C)

Appendix A. MC68HCL05K0

A.1 Contents

A.2	Introduction
A.3	1.8–2.4-Volt DC Electrical Characteristics
A.4	2.5–3.6-Volt DC Electrical Characteristics
A.5	Low-Power Supply Current137
A.6	Low-Power Pulldown Current
A.7	Ordering Information139

A.2 Introduction

This appendix introduces the MC68HCL05K0, a low-power version of the MC68HC05K0. All of the information in this manual applies to the MC68HCL05K0 with the exceptions given in this appendix.

A.3 1.8-2.4-Volt DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Тур	Max	Unit
Output high voltage I _{Load} = -0.1 mA PA7-PA0, PBB1/OSC3, PB0	V _{OH}	V _{DD} - 0.3	_	_	V
Output low voltage I _{Load} = 0.2 mA PPA3-PA0, PB1/OSC3, PB0 I _{Load} = 2.0 mA PPA7-PA4	V _{OL}	_		0.3	V

^{1.} $V_{DD} = 1.8-2.4 \text{ Vdc}$

A.4 2.5-3.6-Volt DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Тур	Max	Unit
Output high voltage I _{Load} = -0.2 mA PA7-PA0, PBB1/OSC3, PB0	V _{OH}	V _{DD} - 0.3	_	_	V
Output low voltage I _{Load} = 0.4 mA PA3-PA0 I _{Load} = 5.0 mA PA7-PA4	V _{OL}	_	_	0.3	V

^{1.} $V_{DD} = 2.5-3.6 \text{ Vdc}$

A.5 Low-Power Supply Current

Characteristic	Symbol	Min	Typ ⁽¹⁾	Max	Unit
Supply current (V _{DD} = 4.5–5.5 Vdc, f _{op} = 2.1 MHz)					
Run ⁽²⁾		_	3.0	4.0	mA
Wait ⁽³⁾	l _{DD}	_	1.6	2.5	mA
Stop ⁽⁴⁾	טט.				
25°C		_	0.2	10	μΑ
0°C to 70°C (standard)		_	2.0	20	μΑ
Supply current ($V_{DD} = 2.5-3.6 \text{ Vdc}$, $f_{op} = 1.0 \text{ MHz}$)					
Run ⁽²⁾		_	1.0	2.0	mA
Wait ⁽³⁾	l _{DD}	_	0.5	1.0	mA
Stop ⁽⁴⁾	טטי				
25°C		_	0.1	5.0	μΑ
0°C to 70°C (standard)		_	1.0	10.0	μΑ
Supply current ($V_{DD} = 2.5-3.6 \text{ Vdc}$, $f_{op} = 500 \text{ kHz}$)					
Run ⁽²⁾		_	0.5	1.0	mA
Wait ⁽³⁾	l _{DD}	_	250	500	μΑ
Stop ⁽⁴⁾	טטי				
25°C		_	0.05	5.0	μΑ
0°C to 70°C (standard)		_	1.0	10.0	μΑ
Supply current (V _{DD} = 1.8–2.4 Vdc, f _{op} = 500 kHz)					
Run ⁽²⁾		_	300	700	μΑ
Wait ⁽³⁾	l _{DD}	_	150	400	μΑ
Stop ⁽⁴⁾	טטי ן				
25°C		_	0.05	2.0	μΑ
0°C to 70°C (standard)		_	0.5	5.0	μΑ

^{1.} Typical values reflect average measurements at midpoint of voltage range at 25°C.

Run (operating) I_{DD} measured using external square wave clock source with all inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. C_L = 20 pF on OSC2. OSC2 capacitance linearly affects run I_{DD}.
 Wait I_{DD} measured using external square wave clock source with all inputs 0.2 V from rail. No dc loads. Less than 50 pF

Wait I_{DD} measured using external square wave clock source with all inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. C_L = 20 pF on OSC2. All ports configured as inputs. V_{IL} = 0.2 V, V_{IH} = V_{DD} - 0.2 V. OSC2 capacitance linearly affects wait I_{DD}.

^{4.} Stop I_{DD} measured with OSC1 = V_{DD} . All ports configured as inputs. $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.

A.6 Low-Power Pulldown Current

Characteristic	Symbol	Min	Typ ⁽¹⁾	Max	Unit
Pulldown current (V _{DD} = 4.5–5.5 Vdc, f _{op} = 2.1 MHz) PA7–PA0, PB1/OSC3, PB0 (pulldown device on)	I _{IL}	50	100	200	μΑ
Pulldown current (V _{DD} = 2.5–3.6 Vdc, f _{op} = 1.0 MHz) PA7–PA0, PB1/OSC3, PB0 (pulldown device on)	I _{IL}	8	30	100	μΑ
Pulldown current (V _{DD} = 2.5–3.6 Vdc, f _{op} = 500 kHz) PA7–PA0, PB1/OSC3, PB0 (pulldown device on)	I _{IL}	3	10	50	μΑ
Pulldown current (V _{DD} = 1.8–2.4 Vdc, f _{op} = 500 kHz) PA7–PA0, PB1/OSC3, PB0 (pulldown device on)	I _{IL}	3	10	50	μΑ

^{1.} Typical values reflect average measurements at midpoint of voltage range at 25°C.




Figure 13-1. Maximum Run Mode I_{DD} versus Frequency




Figure 13-2. Maximum Wait Mode I_{DD} versus Frequency

A.7 Ordering Information

Table A-1 lists order numbers for the available package types.

Table A-1. MC68HCL05K0 Order Numbers

Package Type	Operating Temperature Range	Order Number
16-pin plastic dual in-line package (PDIP)	0°C to 70°C	MC68HCL05K0P ⁽¹⁾
16-pin small outline integrated circuit (SOIC)	0°C to 70°C	MC68HCL05K0DW ⁽²⁾

^{1.} P = Plastic dual in-line package (PDIP)

^{2.} DW = Small outline integrated circuit (SOIC)

Appendix B. MC68HSC05K0

B.1 Contents

B.2	Introduction	41
B.3	High-Speed Supply Current	42
B.4	5.0-Volt Control Timing	43
B.5	3.3-Volt Control Timing	44
B.6	Ordering Information	44

B.2 Introduction

This appendix introduces the MC68HSC05K0, a high-speed version of the MC68HC05K0. All of the information in this manual applies to the MC68HSC05K0 with the exceptions given in this appendix.

B.3 High-Speed Supply Current

Characteristic	Symbol	Min	Typ ⁽¹⁾	Max	Unit
Supply current (V_{DD} = 4.5–5.5 Vdc, f_{op} = 4.0 MHz) $Run^{(2)}$ $Wait^{(3)}$ $Stop^{(4)}$ $25^{\circ}C$ $-40^{\circ}C \text{ to +85}^{\circ}C$	I _{DD}	_ _ _ _	4.5 2.5 0.2 2.0	6.0 3.25 10 20	mA mA μA μA
Supply current (V_{DD} = 3.0–3.6 Vdc, f_{op} = 2.1 MHz) Run Wait Stop 25°C -40°C to +85°C	I _{DD}		2.0 1.0 0.1 1.0	4.0 2.0 5.0 10.0	mA mA μA μA

^{1.} Typical values at midpoint of voltage range, 25°C only.

^{2.} Run (operating) I_{DD} measured using external square wave clock source with all inputs 0.2 V from rail. No dc loads. Less

than 50 pF on all outputs. C_L = 20 pF on OSC2. OSC2 capacitance linearly affects run I_{DD}.

3. Wait I_{DD} measured using external square wave clock source with all inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. C_L = 20 pF on OSC2. All ports configured as inputs. V_{IL} = 0.2 V, V_{IH} = V_{DD} – 0.2 V. OSC2 capacitance linearly affects run I_{DD}. early affects wait I_{DD}.

^{4.} Stop I_{DD} measured with OSC1 = V_{DD} . All ports configured as inputs. V_{IL} = 0.2 V, V_{IH} = V_{DD} – 0.2 V.

B.4 5.0-Volt Control Timing

Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
Oscillator frequency 3-pin RC oscillator 2-pin RC oscillator Crystal oscillator ⁽²⁾ External clock	f _{osc}	0.02 0.2 0.2 dc	2.0 4.0 8.0 8.0	MHz
Internal operating frequency (f _{osc} ÷ 2) 3-pin RC oscillator 2-pin RC oscillator Crystal oscillator ⁽²⁾ External clock	f _{op}	 dc	1.0 2.0 4.0 4.0	MHz
Internal clock cycle time (1 ÷ f _{op}) 3-pin RC oscillator 2-pin RC oscillator Crystal oscillator ⁽²⁾ External clock	t _{cyc}	1.0 500 250 250	_ _ _ _	μs ns ns ns
RC oscillator stabilization time	t _{RCON}	_	500	μs
Crystal oscillator startup time	t _{OXOV}	_	50	ms
STOP recovery time	t _{ILCH}	_	50	ms
IRQ pulse width low (edge-triggered)	t _{ILIH}	125	_	ns
PA3-PA0 interrupt pulse width high (edge-triggered)	t _{IHIL}	125	_	ns
OSC1 pulse width	t _{OH} or t _{OL}	45	_	ns

^{1.} V_{DD} = 5.0 Vdc ±10%; V_{SS} = 0 Vdc; T_A = T_L to T_H 2. Use only AT-cut crystals.

B.5 3.3-Volt Control Timing

Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
Oscillator frequency 3-pin RC oscillator 2-pin RC oscillator Crystal oscillator ⁽²⁾ External clock	f _{osc}	0.02 0.2 0.2 dc	1.0 4.0 4.0 4.0	MHz
Internal operating frequency (f _{osc} ÷ 2) 3-pin RC oscillator 2-pin RC oscillator Crystal oscillator ⁽²⁾ External clock	f _{op}	 dc	1.0 2.0 2.0 2.0	MHz
Internal clock cycle time (1 ÷ f _{op}) 3-pin RC oscillator 2-pin RC oscillator Crystal oscillator ⁽²⁾ External clock	t _{cyc}	1.0 500 500 500	_ _ _ _	μs ns ns ns
RC oscillator stabilization time	t _{RCON}	_	1.0	ms
Crystal oscillator startup time	t _{OXOV}	_	100	ms
STOP recovery time	t _{ILCH}	_	100	ms
IRQ pulse width low (edge-triggered)	t _{ILIH}	250	_	ns
PA3-PA0 interrupt pulse width high (edge-triggered)	t _{IHIL}	250	_	ns
OSC1 pulse width	t _{OH} or t _{OL}	100	_	ns

^{1.} $V_{DD}=3.3~Vdc~\pm10\%;~V_{SS}=0~Vdc;~T_{A}=T_{L}~to~T_{H}.$ 2. Use only AT-cut crystals.

B.6 Ordering Information

Table B-1 lists order numbers for the available package types.

Table B-1. MC68HSC05K0 Order Numbers

Package Type	Operating Temperature Range	Order Number
16-pin plastic dual in-line package (PDIP)	0°C to +70°C	MC68HSC05K0P ⁽¹⁾
16-pin small outline integrated circuit (SOIC)	0°C to +70°C	MC68HSC05K0DW ⁽²⁾

^{1.} P = Plastic dual in-line pachage (PDIP)

Technical Data

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

^{2.} DW = Small outline integrated circuit (SOIC)

Index

A	
accumulator (A)94, 95,	98
addressing modes	.94
arithmetic logic unit (ALU)	.41
В	00
block diagram	.20
С	
C bit	100
central processor unit (CPU)	
condition code register (CCR)	
COP watchdog	
COP enabling/disabling recommendations	
mask options	
CPU	. 10
accumulator (A)	.37
condition code register (CCR)	
index register (X)	
instruction set summary	
instruction types	
opcode map	
program counter (PC)	
programming model	
registers	
stack pointer (SP)	
CPU registers	
accumulator (A)	
condition code register (CCR)	
index register (X)	
program counter (PC)	
p. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3.	. 55

MC68HC05K0 • MC68HC05K1 — Rev. 2.0

Technical Data

145

D
data-retention mode62
E
electrical specifications111
control timing120
electrical characteristics115
oscillator characteristics124
power considerations114
EPROM (personality EPROM (PEPROM))
bit selection
block diagram86
PEPROM bit select register (PEBSR)87
PEPROM reading92
PEPROM status and control register (PESCR)89
programming90
programming circuit91
EPROM (personality)/OTPROM34
programming voltage27
F
features18
Н
halt mode
high-speed MC68HSC05K0
control timing
ordering information
ľ
I/O (input/output)30
port A
port B
I/O bits
C bit100
index register (X)

instruction set	93
addressing modes	
instruction set summary	104
instruction types	97
opcode map	110
interrupts	43
external	27
external interrupt logic	46
external interrupt pin triggering mask options	19
interrupt flowchart	52
interrupt processing	50
interrupt stacking order	50
interrupt types	44
IRQ status and control register (ISCR)	48
IRQ/V _{PP} pin	45
PA3–PA0 pins	46
port A external interrupt function mask options	19
port A external interrupts	69
reset/interrupt vector addresses	51
software interrupt	. 4 4
timer interrupts	49
IRQ/V _{PP} pin	44
functions	
J	4.4.4
junction temperature	114
L	
low-power MC68HCL05K0	
DC electrical characteristics	136
ordering information	
low-power modes	
data retention	
flowchart	
halt	
stop	
wait	
low-voltage reset	
mask options	19
-1	

	M	
	mask option	
	mechanical specifications1	
	PDIP1	
	SOIC1	28
	memory	29
	I/O (input/output)	30
	personality EPROM/OTPROM	34
	RAM	30
	ROM	34
	multifunction timer	77
	0	
	opcode map1	10
	ordering information	
	MCU order numbers	34
	ordering information (high-speed part)	
	MCU order numbers1	44
	ordering information (low-power part)	
	MCU order numbers1	39
	OSC1	22
	OSC2	22
	oscillator	
	ceramic	24
	crystal	23
	external clock signal	
	frequency	
	mask options	
	oscillator characteristics	
	resistor-capacitor (RC) combination	
	resister capacitor (100) combination	
	P	
	PA7–PA0	
	pins	
	parallel input/output (I/O)	65
	PB1/OSC3	22
	PB1/OSC3 and PB0 pins	28
	personality EPROM	85
	pin assignments	21
Technical Data	MC68HC05K0 • MC68HC05K1 — Rev. 2	2.0

port A	66
data direction register A (DDRA)	67
external interrupts	27
I/O logic circuit	69
pin functions	70
pins	27
port A data register (PORTA)	66
port A external interrupts	69
pulldown devices	27
pulldown register A (PDRA)	68
port B	70
data direction register B (DDRB)	72
I/O logic circuit	74
PB1/OSC3 pin functions	75
pin functions	75
pins	28
port B data register (PORTB)	70
pulldown devices	28
pulldown register B (PDRB)	73
power dissipation	114
program counter (PC)9	<mark>7, 100</mark>
pulldown devices	
mask options	19
pulldown register A (PDRA)	68
pulldown register B (PDRB)	73
R RAM	20
registers	30
CPU	36
reset	50
interrupt flowchart	52
pin	
resets	
computer operating properly (COP)	
effect on COP watchdog	
effect on CPU	
effect on I/O port registers	
eneor on 1/0 port registers	

effect on timer	
illegal address	.56
low-voltage	
power-on	
reset states	
reset/interrupt vector addresses	
sources diagram	
types	
ROM	
NOW	.01
S	
STOP instruction	
mask options	.19
stop mode	
Т	
thermal resistancetimer	.114
block diagram	78
COP enabling/disabling recommendations	
COP watchdog	
_	
timer counter register (TCNTR)	
timer status and control register (TSCR)	. / 0
V	
V _{DD} and V _{SS}	.22
wait mode	61



MC68HC05K0/K1 Rev. 2 TECHNICAL DATA CUSTOMER RESPONSE SURVEY

To make M68HC05 documentation as clear, complete, and easy to use as possible, we need your comments. Please complete this form and return it by mail, or FAX it to 512-891-3236.

1. How do you rate the quality of this document?		
High Low		High Low
Organization	Tables	
Readability	Table of contents	
Accuracy	Page size/binding	
Figures	Overall impression	
Comments:		
What is your intended use for this document?		
Device selection for new application Other	Please specify:	
System design		
Training		
3. Does this document help you perform your job?		
Yes No		
Comments:		
4. Are you able to find the information you need easily?		
4. Are you able to find the information you need easily?YesNo		
Comments:		
5. Does each section of the document provide you with end	ough information?	
Yes No	050 40 NOTE 05T	Yes No
SEC. 1: GEN. DESCRIPTION	SEC. 10: INSTR. SET	
SEC. 2: MEMORY	SEC. 11: ELECTRICAL	
SEC. 3: CPU	SEC. 12: MECHANICAL	
SEC. 4: INTERRUPTS	SEC. 13: ORDERING	
SEC. 5: RESETS	APP. A MC68HCL05K0	
SEC. 6: LOW-POWER MODES	APP. B MC68HSC05K0	
SEC. 7: PARALLEL I/O	INDEX	
SEC. 8: TIMER		
SEC. 9: EPROM		
6. What would you do to improve this document?		

remove
\$
line
this
alond
cut
First:

	Motorola 6501 William Cannon Drive West Mail Stop OE17 Austin, Texas 78735-8598			
	Attn: MMD Publications Department			
MOTOROLA				
	Second: fold back along this line			

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution, P.O. Box 5405, Denver, Colorado 80217.

1-303-675-2140 or 1-800-441-2447. Customer Focus Center, 1-800-521-6274

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu, Minato-ku,

Tokyo 106-8573 Japan. 81-3-3440-8573

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate,

Tai Po, N.T., Hong Kong. 852-26668334

Mfax™, Motorola Fax Back System: RMFAX0@email.sps.mot.com; http://sps.motorola.com/mfax/;

TOUCHTONE, 1-602-244-6609; US and Canada ONLY, 1-800-774-1848

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.

© Motorola, Inc., 1999

