

500–2800MHz Single Channel Frequency Synthesizer

The MC12179 is a monolithic Bipolar synthesizer integrating the high frequency prescaler, phase/frequency detector, charge pump, and reference oscillator/buffer functions. When combined with an external loop filter and VCO, the MC12179 serves as a complete PLL subsystem. Motorola's advanced MOSAIC™ V technology is utilized for low power operation at a 5V supply voltage. The device is designed for operation up to 2.8GHz for high frequency applications such as CATV down converters and satellite receiver tuners.

- 2.8GHz Maximum Operating Frequency
- Low Power Supply Current of 3.5mA Typical, Including I_{CC} and I_P Currents
- Supply Voltage of 5.0V Typical
- Integrated Divide by 256 Prescaler
- On-Chip Reference Oscillator/Buffer
 - 2–11MHz Operation When Driven From Reference Source
 - 5–11MHz Operation When Used With a Crystal
- Digital Phase/Frequency Detector with Linear Transfer Function
- Balanced Charge Pump Output
- Space Efficient 8-Lead SOIC
- Operating Temperature Range of -40°C to $+85^{\circ}\text{C}$

For additional information on calculating the loop filter components, an *InterActiveApNote*™ document containing software (based on a Microsoft Excel spreadsheet) and an Application Note is available. Please order DK306/D from the Motorola Literature Distribution Center.


MC12179

**500–2800MHz
SINGLE CHANNEL
FREQUENCY SYNTHESIZER**




D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751-05

BLOCK DIAGRAM



Pinout: 8-Lead SOIC (Top View)



MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|-----------|-----------------------------|--------------------|--------------------|
| V_{CC} | Power Supply Voltage, Pin 2 | -0.5 to $+6.0$ | VDC |
| V_P | Power Supply Voltage, Pin 7 | V_{CC} to $+6.0$ | VDC |
| T_{stg} | Storage Temperature Range | -65 to $+150$ | $^{\circ}\text{C}$ |

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions as identified in the Electrical Characteristics table.

MOSAIC V and *InterActiveApNote* are trademarks of Motorola, Inc.



ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.5$ to $5.5V$; $V_P = V_{CC}$ to $5.5V$; $T_A = -40$ to $+85^{\circ}C$)

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
|-----------|--|--------|------|----------|-------------------|------------------------------------|
| I_{CC} | Supply Current for V_{CC} | | 3.1 | 5.6 | mA | Note 1 |
| I_P | Supply Current for V_P | | 0.4 | 1.3 | mA | Note 1 |
| F_{IN} | Operating Frequency f_{INmax} f_{INmin} | 2800 | | 500 | MHz | Note 2 |
| F_{OSC} | Operating Frequency Crystal Mode External Oscillator OSC_{in} | 5 2 | | 11 11 | MHz | Note 3 Note 4 |
| V_{IN} | Input Sensitivity F_{in} | 200 | | 1000 | mV _{p-p} | Note 2 |
| V_{OSC} | Input Sensitivity External Oscillator OSC_{in} | 500 | | 2200 | mV _{p-p} | Note 4 |
| I_{OH} | Output Source Current ⁵ (PD_{out}) | -2.8 | -2.2 | -1.6 | mA | $V_P = 4.5V$, $V_{PDout} = V_P/2$ |
| I_{OL} | Output Sink Current ⁵ (PD_{out}) | 1.6 | 2.2 | 2.8 | mA | $V_P = 4.5V$, $V_{PDout} = V_P/2$ |
| I_{OZ} | Output Leakage Current (PD_{out}) | | 0.5 | 15 | nA | $V_P = 5.0V$, $V_{PDout} = V_P/2$ |

1. V_{CC} and $V_P = 5.5V$; $F_{IN} = 2.56GHz$; $F_{OSC} = 10MHz$ crystal; PD_{out} open.

2. AC coupling, F_{IN} measured with a 1000pF capacitor.

3. Assumes C_1 and C_2 (Figure 1) limited to $\leq 30pF$ each including stray and parasitic capacitances.

4. AC coupling to OSC_{in} .

5. Refer to Figure 15 and Figure 16 for typical performance curves over temperature and power supply voltage.

PIN NAMES

| Pin | I/O | Function | Pin No. |
|-------------|-----|---|---------|
| OSC_{in} | I | Oscillator Input — An external parallel-resonant, fundamental crystal is connected between OSC_{in} and OSC_{out} to form an internal reference oscillator (crystal mode). External capacitors C_1 and C_2 , as shown in Figure 1, are required to set the proper crystal load capacitance and oscillator frequency. For an external reference oscillator, an external signal is AC-coupled to the OSC_{in} pin with a 1000pF coupling capacitor, with no connection to OSC_{out} . In either mode, a resistor with a nominal value of 50k Ω MUST be placed across the OSC_{in} and OSC_{out} pins for proper operation. | 1 |
| V_{CC} | — | Positive Power Supply. Bypass capacitors should be placed as close as possible to the pin and be connected directly to the ground plane. | 2 |
| GND | — | Ground. | 3 |
| F_{in} | I | Prescaler Input — The VCO signal is AC coupled into the F_{in} pin. | 4 |
| GNDP | — | Ground — For charge pump circuitry. | 5 |
| PD_{out} | O | Single ended phase/frequency detector output (charge pump output). Three-state current sink/source output for use as a loop error signal when combined with an external low pass filter. The phase/frequency detector is characterized by a linear transfer function. | 6 |
| V_P | — | Positive power supply for charge pump. V_P MUST be equal or greater than V_{CC} . Bypass capacitors should be placed as close as possible to the pin and be connected directly to the ground plane. | 7 |
| OSC_{out} | O | Oscillator output, for use with an external crystal as shown in Figure 1. | 8 |




Figure 1. MC12179 Expanded Block Diagram

PHASE CHARACTERISTICS

The phase comparator in the MC12179 is a high speed digital phase/frequency detector circuit. The circuit determines the "lead" or "lag" phase relationship and time difference between the leading edges of the VCO (f_v) signal and the reference (f_r) input. The detector can cover a range of $\pm 2\pi$ radian of f_v/f_r phase difference. The operation of the charge pump output is shown in Figure 2.

f_r lags f_v in phase OR $f_v > f_r$ in frequency


When the phase of f_r lags that of f_v or the frequency of f_v is greater than f_r , the Do output will sink current. The pulse width will be determined by the time difference between the two rising edges.

f_r leads f_v in phase OR $f_v < f_r$ in frequency

When the phase of f_r leads that of f_v or the frequency of f_v is less than f_r , the Do output will source current. The pulse width will be determined by the time difference between the two rising edges.

$f_r = f_v$ in phase and frequency

When the phase and frequency of f_r and f_v are equal, the charge pump will be in a quiet state, except for current spikes when signals are in phase. This situation indicates that the loop is in lock and the phase comparator will maintain the loop in its locked state.



H = High voltage level; L = Low voltage level; Z = High impedance

NOTES: Phase difference detection range: $\sim -2\pi$ to 2π

$$K_p - \text{Charge Pump Gain} \approx \frac{|I_{\text{source}}| + |I_{\text{sink}}|}{4\pi} = \frac{|2.2| + |-2.2|}{4\pi} = \frac{1.1\text{mA}}{\pi\text{radian}}$$

Figure 2. Phase/Frequency Detector and Charge Pump Waveforms

Applications Information

The MC12179 is intended for applications where a fixed local oscillator is required to be synthesized. The prescaler on the MC12179 operates up to 2.8GHz which makes the part ideal for many satellite receiver applications as well as applications in the 2nd ISM (Industrial, Scientific, and Medical) band which covers the frequency range of 2400MHz to 2483MHz. The part is also intended for MMDS (Multi-channel Multi-point Distribution System) block downconverter applications. Below is a typical block diagram of the complete PLL.




Figure 3. Typical Block Diagram of Complete PLL

As can be seen from the block diagram, with the addition of a VCO, a loop filter, and either an external oscillator or crystal, a complete PLL sub-system can be realized. Since most of the PLL function is integrated into the MC12179, the user's primary focus is on the loop filter design and the crystal reference circuit. Figure 13 and Figure 14 illustrate typical VCO spectrum and phase noise characteristics. Figure 17 and Figure 18 illustrate the typical input impedance versus frequency for the prescaler input.

Crystal Oscillator Design

The MC12179 is used as a multiply-by-256 PLL circuit which transfers the high stability characteristic of a low frequency reference source to the high frequency VCO in the PLL loop. To facilitate this, the device contains an input circuit which can be configured as a crystal oscillator or a buffer for accepting an external signal source.

In the external reference mode, the reference source is AC-coupled into the OSC_{in} input pin. The input level signal should be between 500–2200mV_{p-p}. When configured with an external reference, the device can operate with input frequencies down to 2MHz, thus allowing the circuit to control the VCO down to 512MHz. To optimize the phase noise of the PLL when used in this mode, the input signal amplitude should be closer to the upper specification limit. This maximizes the slew rate of the input signal as it switches against the internal voltage reference.

In the crystal mode, an external parallel-resonant fundamental mode crystal is connected between the OSC_{in} and OSC_{out} pins. This crystal must be between 5MHz and 11MHz. External capacitors, C1 and C2 as shown in Figure 1, are required to set the proper crystal load

capacitance and oscillator frequency. The values of the capacitors are dependent on the crystal chosen and the input capacitance of the device and any stray board capacitance.

In either mode, a 50kΩ resistor must be connected between the OSC_{in} and the OSC_{out} pins for proper device operation. The value of this resistor is not critical so a 47kΩ or 51kΩ $\pm 10\%$ resistor is acceptable.

Since the MC12179 is realized with an all-bipolar ECL style design, the internal oscillator circuitry is different from more traditional CMOS oscillator designs which realize the crystal oscillator with a modified inverter topology. These CMOS designs typically excite the crystal with a rail-to-rail signal which may overdrive the crystal resulting in damage or unstable operation. The MC12179 design does not exhibit these phenomena because the swing out of the OSC_{out} pin is less than 600mV. This has the added advantage of minimizing EMI and switching noise which can be generated by rail-to-rail CMOS outputs. The OSC_{out} output should not be used to drive other circuitry.

The oscillator buffer in the MC12179 is a single stage, high speed, differential input/output amplifier; it may be considered to be a form of the Pierce oscillator. A simplified circuit diagram is seen in Figure 4.




Figure 4. Simplified Crystal Oscillator/Buffer Circuit

OSC_{in} drives the base of one input of an NPN transistor differential pair. The non-inverting input of the differential pair is internally biased. OSC_{out} is the inverted input signal and is buffered by an emitter follower with a 70μA pull-down current and has a voltage swing of about 600mV_{p-p}. Open loop output impedance is about 425Ω. The opposite side of the differential amplifier output is used internally to drive another buffer stage which drives the phase/frequency detector. With the 50kΩ feedback resistor in place, OSC_{in} and OSC_{out} are biased to approximately 1.1V below V_{CC}. The amplifier has a voltage gain of about 15dB and a bandwidth in excess of 150MHz. Adherence to good RF design and layout techniques, including power supply pin decoupling, is strongly recommended.

A typical crystal oscillator application is shown in Figure 1. The crystal and the feedback resistor are connected directly between OSC_{in} and OSC_{out}, while the loading capacitors, C1

and C2, are connected between OSC_{in} and ground, and OSC_{out} and ground respectively. It is important to understand that as far as the crystal is concerned, the two loading capacitors are in series (albeit through ground). So when the crystal specification defines a specific loading capacitance, this refers to the total external (to the crystal) capacitance seen across its two pins.

This capacitance consists of the capacitance contributed by the amplifier (IC and packaging), layout capacitance, and the series combination of the two loading capacitors. This is illustrated in the equation below:

$$C_I = C_{AMP} + C_{STRAY} + \frac{C_1 \times C_2}{C_1 + C_2}$$

Provided the crystal and associated components are located immediately next to the IC, thus minimizing the stray capacitance, the combined value of C_{AMP} and C_{STRAY} is approximately 5pF. Note that the location of the OSC_{in} and OSC_{out} pins at the end of the package, facilitates placing the crystal, resistor and the C1 and C2 capacitors very close to the device. Usually, one of the capacitors is in parallel with an adjustable capacitor used to trim the frequency of oscillation. It is important that the total external (to the IC) capacitance seen by either OSC_{in} or OSC_{out}, be no greater than 30pF.

In operation, the crystal oscillator will start up with the application of power. If the crystal is in a can that is not grounded it is often possible to monitor the frequency of oscillation by connecting an oscilloscope probe to the can; this technique minimizes any disturbance to the circuit. If a malfunction is indicated, a high impedance, low capacitance, FET probe may be connected to either OSC_{in} or OSC_{out}. Signals typically seen at those points will be very nearly sinusoidal with amplitudes of roughly 300–600mVp–p. Some distortion is inevitable and has little bearing on the accuracy of the signal going to the phase detector.

Loop Filter Design

Because the device is designed for a non-frequency agile synthesizer (i.e., how fast it tunes is not critical) the loop filter design is very straight forward. The current output of the charge pump allows the loop filter to be realized without the need of any active components. The preferred topology for the filter is illustrated below in Figure 5.




Figure 5. Loop Filter

The R₀/C₀ components realize the primary loop filter. C_a is added to the loop filter to provide for reference sideband suppression. If additional suppression is needed, the R_x/C_x

realizes an additional filter. In most applications, this will not be necessary. If all components are used, this results in a 4th order PLL, which makes analysis difficult. To simplify this, the loop design will be treated as a 2nd order loop (R₀/C₀) and additional guidelines are provided to minimize the influence of the other components. If more rigorous analysis is needed, mathematical/system simulation tools can be used.

| Component | Guideline |
|----------------|-----------------------|
| C _a | <0.1 × C ₀ |
| R _x | >10 × R ₀ |
| C _x | <0.1 × C ₀ |

The focus of the design effort is to determine what the loop's natural frequency, ω₀, should be. This is determined by R₀, C₀, K_p, K_v, and N. Because K_p, K_v, and N are given, it is only necessary to calculate values for R₀ and C₀. There are 3 considerations in selecting the loop bandwidth:

- 1) Maximum loop bandwidth for minimum tuning speed
- 2) Optimum loop bandwidth for best phase noise performance
- 3) Minimum loop bandwidth for greatest reference sideband suppression

Usually a compromise is struck between these 3 cases, however, for the fixed frequency application, minimizing the tuning speed is not a critical parameter.

To specify the loop bandwidth for optimal phase noise performance, an understanding of the sources of phase noise in the system and the effect of the loop filter on them is required. There are 3 major sources of phase noise in the phase-locked loop – the crystal reference, the VCO, and the loop contribution. The loop filter acts as a low-pass filter to the crystal reference and the loop contribution equal to the total divide-by-N ratio. This is mathematically described in Figure 10. The loop filter acts as a high-pass filter to the VCO with an in-band gain equal to unity. This is described in Figure 11. The loop contribution includes the PLL IC, as well as noise in the system; supply noise, switching noise, etc. For this example, a loop contribution of 15dB has been selected, which corresponds to data in Figure 14.

The crystal reference and the VCO are characterized as high-order 1/f noise sources. Graphical analysis is used to determine the optimum loop bandwidth. It is necessary to have noise plots from the manufacturer. This method provides a straightforward approximation suitable for quickly estimating the optimal bandwidth. The loop contribution is characterized as white-noise or low-order 1/f noise given in the form of a noise factor which combines all the noise effects into a single value. The phase noise of the Crystal Reference is increased by the noise factor of the PLL IC and related circuitry. It is further increased by the total divide-by-N ratio of the loop. This is illustrated in Figure 6.

The point at which the VCO phase noise crosses the amplified phase noise of the Crystal Reference is the point of the optimum loop bandwidth. In the example of Figure 6, the optimum bandwidth is approximately 15KHz.





Figure 6. Graphical Analysis of Optimum Bandwidth

Figure 7. Closed Loop Frequency Response for $\zeta = 1$

To simplify analysis further a damping factor of 1 will be selected. The normalized closed loop response is illustrated in Figure 7 where the loop bandwidth is 2.5 times the loop natural frequency (the loop natural frequency is the frequency at which the loop would oscillate if it were unstable). Therefore the optimum loop bandwidth is

$$\text{Let: } \frac{NC_0}{K_p K_v} = \frac{1}{\omega_0^2}, \quad R_0 C_0 = \frac{2\zeta}{\omega_0}$$

$$\text{Let: } C_a = aC_0, \quad C_x = bC_0, \quad A = 1 + a, \quad \text{and } B = 1 + a + b$$

$$\text{Let: } R_0 C_0 = \frac{1}{\omega_3}, \quad R_x C_x = \frac{1}{\omega_4}, \quad R_0(C_a + C_x) = \frac{1}{\omega_5}$$

$$\text{Let: } K_3 \omega_3 = \omega_0, \quad K_4 \omega_4 = \omega_0, \quad K_5 \omega_5 = \omega_0$$

Figure 9. Loop Parameter Relations

15kHz/2.5 or 6kHz (37.7krads) with a damping coefficient, $\zeta \approx 1$. $T(s)$ is the transfer function of the loop filter.

$$T(s) = \frac{R_0 C_0 s + 1}{\left(\frac{NC_0}{K_p K_v}\right)s^2 + R_0 C_0 s + 1} = \frac{\left(\frac{2\zeta}{\omega_0}\right)s + 1}{\left(\frac{1}{\omega_0^2}\right)s^2 + \left(\frac{2\zeta}{\omega_0}\right)s + 1}$$

$$\left(\frac{NC_0}{K_p K_v}\right) = \left(\frac{1}{\omega_0^2}\right) \rightarrow \omega_0 = \sqrt{\frac{K_p K_v}{NC_0}} \rightarrow C_0 \approx \left(\frac{K_p K_v}{N \omega_0^2}\right)$$

$$R_0 C_0 = \left(\frac{2\zeta}{\omega_0}\right) \rightarrow \zeta = \left(\frac{\omega_0 R_0 C_0}{2}\right) \rightarrow R_0 = \left(\frac{2\zeta}{\omega_0 C_0}\right)$$

Figure 8. Design Equations for the 2nd Order System

In summary, follow the steps given below:

- Step 1: Plot the phase noise of crystal reference and the VCO on the same graph.
- Step 2: Increase the phase noise of the crystal reference by the noise contribution of the loop.
- Step 3: Convert the divide-by-N to dB ($20\log 256 = 48\text{dB}$) and increase the phase noise of the crystal reference by that amount.
- Step 4: The point at which the VCO phase noise crosses the amplified phase noise of the Crystal Reference is the point of the optimum loop bandwidth. This is approximately 15kHz in Figure 6.
- Step 5: Correlate this loop bandwidth to the loop natural frequency and select components per Figure 8. In this case the 3dB bandwidth for a damping coefficient of 1 is 2.5 times the loop's natural frequency. The relationship between the 3dB loop bandwidth and the loop's "natural" frequency will vary for different values of ζ . Making use of the equations defined above in a math tool or spreadsheet is useful. To aid in the use of such a tool the equations are summarized in Figure 9 through Figure 11.

$$T(j\omega) = N \cdot \frac{1 + j \left(2\zeta \frac{\omega}{\omega_0} \right)}{\left(1 + K_3K_4 \frac{\omega^4}{\omega_0^4} - B \frac{\omega^2}{\omega_0^2} \right) + j \left(2\zeta \frac{\omega}{\omega_0} - (AK_4 + K_5) \frac{\omega^3}{\omega_0^3} \right)}$$

Figure 10. Transfer Function for the Crystal Noise in the Frequency Plane

$$T(j\omega) = \frac{\left(K_3K_4 \frac{\omega^4}{\omega_0^4} - B \frac{\omega^2}{\omega_0^2} \right) - j \left((AK_4 + K_5) \frac{\omega^3}{\omega_0^3} \right)}{\left(1 + K_3K_4 \frac{\omega^4}{\omega_0^4} - B \frac{\omega^2}{\omega_0^2} \right) + j \left(2\zeta \frac{\omega}{\omega_0} - (AK_4 + K_5) \frac{\omega^3}{\omega_0^3} \right)}$$


Figure 11. Transfer Function for the VCO Noise in the Frequency Plane

Appendix: Derivation of Loop Filter Transfer Function

The purpose of the loop filter is to convert the current from the phase detector to a tuning voltage for the VCO. The total transfer function is derived in two steps. Step 1 is to find the voltage generated by the impedance of the loop filter. Step 2 is to find the transfer function from the input of the loop filter to its output. The “voltage” times the “transfer function” is the

overall transfer function of the loop filter. To use these equations in determining the overall transfer function of a PLL multiply the filter's impedance by the gain constant of the phase detector then multiply that by the filter's transfer function (which is unity in the 2nd and 3rd order cases below).


For the 2nd Order PLL:



$$Z_{LF}(s) = \frac{R_o C_o s + 1}{C_o s}$$

$$T_{LF}(s) = \frac{V_t(s)}{V_p(s)} = 1, \quad V_p(s) = K_p(s) Z_{LF}(s)$$


For the 3rd Order PLL:



$$Z_{LF}(s) = \frac{R_o C_o s + 1}{C_o R_o C_a s^2 + (C_o + C_a)s}$$

$$T_{LF}(s) = \frac{V_t(s)}{V_p(s)} = 1, \quad V_p(s) = K_p(s) Z_{LF}(s)$$

For the 4th Order PLL:



$$Z_{LF}(s) = \frac{(R_o C_o s + 1) (R_x C_x s + 1)}{C_o R_o C_a R_x C_x s^3 + [(C_o + C_a) R_x C_x + C_o R_o (C_x + C_a)] s^2 + (C_o + C_a + C_x)s}$$

$$T_{LF}(s) = \frac{V_t(s)}{V_p(s)} = \frac{1}{(R_x C_x s + 1)}, \quad V_p(s) = K_p(s) Z_{LF}(s)$$

Figure 12. Overall Transfer Function of the PLL




Figure 13. VCO Output Spectrum with MC12179, $V_{CC} = 5.0V$
(ECLIPTEK 8.9MHz Crystal and ZCOM 2500 VCO)




Figure 14. Typical Phase Noise Plot, 2200MHz VCO
(With the MC12179 in a Closed Loop)




Figure 15. Typical Charge Pump Current versus Temperature
($V_{CC} = V_{PP} = 5V$)




Figure 16. Typical Charge Pump Current versus Voltage
($T = 25^{\circ}C$)




Figure 17. Typical Real Input Impedance versus Input Frequency
(For the F_{in} Input)





Figure 18. Typical Imaginary Input Impedance versus Input Frequency
(For the F_{in} Input)


OUTLINE DIMENSIONS

D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751-05
ISSUE M



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 4.80 | 5.00 | 0.189 | 0.196 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 BSC | | 0.050 BSC | |
| J | 0.18 | 0.25 | 0.007 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | 0° | 7° | 0° | 7° |
| P | 5.80 | 6.20 | 0.229 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609
INTERNET: <http://Design-NET.com>

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

**MOTOROLA**

MC12179/D

