

## **General Description**

The MAX9691/MAX9692/MAX9693 are ultra-fast ECL comparators capable of very short propagation delays. Their design maintains the excellent DC matching characteristics normally found only in slower comparators.

The MAX9691/MAX9692/MAX9693 have differential inputs and complementary outputs that are fully compatible with ECL-logic levels. Output current levels are capable of driving  $50\Omega$  terminated transmission lines. The ultra-fast operation makes signal processing possible at frequencies in excess of 600MHz.

The MAX9692/MAX9693 feature a latch-enable (LE) function that allows the comparator to be used in a sample-hold mode. When LE is ECL high, the comparator functions normally. When LE is driven ECL low, the outputs are forced to an unambiguous ECL-logic state, dependent on the input conditions at the time of the latch input transition. If the latch-enable function is not used on either of the two comparators, the appropriate LE input must be connected to ground; the companion LE input must be connected to a high ECL logic level.

These devices are available in SO, QSOP, and tiny µMAX packages for added space savings.

# **Applications**

**High-Speed Line Receivers Peak Detectors** Threshold Detectors **High-Speed Triggers** 

## 1.2ns Propagation Delay

- ♦ 100ps Propagation Delay Skew
- ♦ 150ps Dispersion
- ♦ 0.5ns Latch Setup Time
- ♦ 0.5ns Latch-Enable Pulse Width
- ♦ Available in µMAX and QSOP Packages
- ♦ +5V, -5.2V Power Supplies

## **Ordering Information**

Features

PART	TEMP. RANGE	PIN-PACKAGE
MAX9691EUA	-40°C to +85°C	8 μMAX
MAX9691ESA	-40°C to +85°C	8 SO
MAX9691EPA	-40°C to +85°C	8 PDIP


Ordering Information continued at the end of data sheet.

## **Selector Guide**

PART	COMPARATORS PER PACKAGE	LATCH ENABLE	PIN- PACKAGE
MAX9691	1	No	8 μMAX, 8 SO, 8 PDIP
MAX9692	1	Yes	10 μMAX, 16 SO, 16 PDIP
MAX9693	2	Yes	16 QSOP, 16 SO, 16 PDIP

Pin Configurations appear at end of data sheet.

# **Functional Diagrams**



MIXIM

Maxim Integrated Products 1

## **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (VCC)	0.3V to +6V
Supply Voltage (VEE)	6V to +0.3V
Input Voltage	$(V_{CC} + 0.3V)$ to $(V_{EE} - 0.3V)$
Output Short-Circuit Duration	Continuous
Differential Input Voltage	±5V
Latch Enable	(V <sub>EE</sub> - 0.3V) to +0.3V
Output Current	50mA
Input Current	±25mA
Continuous Power Dissipation (TA:	= +70°C)
8-Pin µMAX (derate 4.1mW/°C a	bove 70°C)330mW
8-Pin SO (derate 5.88mW/°C ab	ove +70°C)471mW

8-Pin PDIP (derate 10.53mW/°C above +70°	°C)842mW
10-Pin μMAX (derate 5.6mW/°C above +70°	C)444mW
16-Pin QSOP (derate 8.3mW/°C above +70°	°C)667mW
16-Pin SO (derate 8.7mW/°C above +70°C)	696mW
16-Pin PDIP (derate 9.09mW/°C above +70°	°C)727mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	55°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(VCC = +5V, VEE = -5.2V, RL =  $50\Omega$  to VT, VT = -2V, LE = 0, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	\/	T <sub>A</sub> = +25°C	-6.5		6.5	mV
	Vos	TA = TMIN to TMAX	-11.5		11.5	
Temperature Coefficient	ΔV <sub>OS</sub> /ΔT			10		μV/°C
Input Offset Current	los	T <sub>A</sub> = +25°C		0.2	5	μА
input Onset Current	108	$T_A = T_{MIN}$ to $T_{MAX}$			8	
Input Bias Current	IB	T <sub>A</sub> = +25°C		6	20	μА
input bias Current	ıB	$T_A = T_{MIN}$ to $T_{MAX}$			30	
Input Voltage Range	VcM	Note 1	-2.5		+3.0	V
Common-Mode Rejection Ratio	CMRR	-2.5V ≤ V <sub>CM</sub> ≤ +3.0V (Note 1)	60	80		dB
Positive Power-Supply Rejection Ratio	+PSRR	4.5V ≤ V <sub>CC</sub> ≤ 5.5V		60		dB
Negative Power-Supply Rejection Ratio	-PSRR	-5.7V ≤ V <sub>EE</sub> ≤ -4.7V		60		dB
Open-Loop Gain	AOL	V <sub>CM</sub> = 0		70		dB
Differential Input Resistance	R <sub>IN</sub>	-10mV < V <sub>IN</sub> < 10mV		60		kΩ
Differential Input Clamp Voltage				1.7		V
Input Capacitance	CIN			3		рF
Latch Enable Input Current High	I <sub>IH(LE)</sub>	$V_{IH(LE)} = 1.1V$		60	120	μΑ
Latch Enable Input Current Low	IIL(LE)	$V_{IL(LE)} = 1.5V$		0.2	10	μА
Latch Enable Logic High Voltage	V <sub>IH(LE)</sub>		-1.1			V
Latch Enable Logic Low Voltage	V <sub>IL(LE)</sub>				-1.5	V
		$T_A = T_{MIN}$	-1.2		-0.87	
Logic Output High Voltage	VoH	$T_A = T_{MAX}$	-0.99		-0.70	V
		T <sub>A</sub> = +25°C	-1.06		-0.76	
		$T_A = T_{MIN}$	-1.93		-1.57	
Logic Output Low Voltage	V <sub>OL</sub>	$T_A = T_{MAX}$	-1.89		-1.51	V
Logic Output Low Voltage	VOL	T <sub>A</sub> = +25°C	-1.89		-1.55	, v

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +5V, V_{EE} = -5.2V, R_L = 50\Omega \text{ to V}_T, V_T = -2V, LE = 0, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		MAYOGOO	$T_A = +25^{\circ}C$		34	46	
Supply Current	Icc	MAX9693	$T_A = T_{MIN}$ to $T_{MAX}$			50	mA
		MAX9691/ MAX9692	T <sub>A</sub> = +25°C		18	26	
			$T_A = T_{MIN}$ to $T_{MAX}$			36	

### **AC ELECTRICAL CHARACTERISTICS**


 $(V_{CC} = 5V, V_{EE} = -5.2V, R_L = 50\Omega$  to V<sub>T</sub>, V<sub>T</sub> = -2V, LE = 0, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
MAX9691/MAX9692/MAX9693							
5 5 (1) (2)		$T_A = +25^{\circ}C$		1.2	1.8	ns	
Propagation Delay (Notes 1, 2)	t <sub>pd+</sub> , t <sub>pd-</sub>	$T_A = T_{MIN}$ to $T_{MAX}$			2.0		
Rise/Fall Time	t <sub>r</sub> , t <sub>f</sub>	10% to 90%		500		ps	
Propagation Delay Skew	$\Delta_{PD}$			100		ps	
Dispersion	PDSP	V <sub>OD</sub> from 10mV to 100mV		150		ps	
MAX9692/MAX9693							
Latch-Enable Time (Note 1)	T( . )	$T_A = +25^{\circ}C$		1.0	1.8	20	
Laten-Enable Time (Note 1)	T <sub>LE</sub> (±)	ILE(±)	$T_A = T_{MIN}$ to $T_{MAX}$			2.0	ns
Latch-Enable Pulse Width (Note 1)	t <sub>pw(LE)</sub>			0.5	1.0	ns	
Setup Time (Note 1)	ts			0.5	1.0	ns	
Hold Time (Note 1)	th			0.5	1.0	ns	
Channel-to-Channel Propagation Match	tPDM	Note 2 (MAX9693 only)		100		ps	

**Note 1:** Guaranteed by design. **Note 2:**  $V_{IN} = 100 \text{mV}$ ,  $V_{OD} = 10 \text{mV}$ .


# **Typical Operating Characteristics**


 $(V_{CC} = +5V, V_{EE} = -5.2V, R_L = 50\Omega \text{ to } V_T, V_T = -2V, V_{OD} = 10\text{mV}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



# **Typical Operating Characteristics (continued)**

 $(V_{CC} = +5V, V_{EE} = -5.2V, R_L = 50\Omega \text{ to } V_T, V_T = -2V, V_{OD} = 10\text{mV}, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted})$ 





# **Applications Information**

#### Layout

Because of the MAX9691/MAX9692/MAX9693s' large gain-bandwidth characteristic, special precautions must be taken to use them. A PC board with a ground plane is mandatory. Mount 0.01µF ceramic decoupling capacitors as close to the power-supply pins as possible, and process the ECL outputs in microstrip fashion, consistent with the load termination of  $50\Omega$  to  $200\Omega$  (for VT = -2V). For low-impedance applications, microstrip layout and terminations at the input may also be helpful. Pay close attention to the bandwidth of the decoupling and terminating components. Chip components can be used to minimize lead inductance. Connect GND1 and GND2 together to a solid copper ground




Figure 1. Regenerative Feedback—High-Speed Receiver with  $50\Omega$  Input and Output Termination

plane for the MAX9691/MAX9692. GND1 biases the input gain stages, while GND2 biases the ECL output stage. If the LE function is not used, connect the LE pin to GND (MAX9692/MAX9693) and the complementary LE to ECL logic high level (MAX9693 only). Do not leave the inputs of an unused comparator floating for the MAX9693.

#### **Input Slew-Rate Requirements**

As with all high-speed comparators, the high gain-bandwidth product of these devices creates oscillation problems when the input goes through the linear region. For clean switching without oscillation or steps in the output waveform, the input must meet certain minimum slew-rate requirements. The tendency of the part to oscillate is a function of the layout and source impedance of the circuit employed. Poor layout and larger source impedance will increase the minimum slew-rate requirement.

Figure 1 shows a high-speed receiver application with  $50\Omega$  input and output termination. With this configuration, in which a ground plane and microstrip PC board are used, the minimum slew rate for clean output switching is  $1V/\mu s$ .

In many applications, adding regenerative feedback will assist the input signal through the linear region, which will lower the minimum slew-rate requirement considerably. For example, with the addition of positive feedback components,  $R_f=1k\Omega$  and  $C_f=10pF,$  the minimum slew-rate requirement can be reduced by a factor of four.




Figure 2. Signal Processed at 100MHz with Input Signal Level of  $14mV_{RMS}$ 

As high-speed receivers, the MAX9691/MAX9692/MAX9693 are capable of processing signals in excess of 600MHz. Figure 2 is a 100MHz example with an input signal level of 14mV<sub>RMS</sub>.

The timing diagram (Figure 3) illustrates the series of events that complete the compare function, under worst-case conditions. The top line of the diagram illus-

trates two latch-enable pulses. Each pulse is high for the compare function and low for the latch function. The first pulse demonstrates the compare function; part of the input action takes place during the compare mode. The second pulse demonstrates a compare function interval during which there is no change in the input.

The leading edge of the input signal (illustrated as a large-amplitude, small-overdrive pulse) switches the comparator after time interval  $t_{pd}$ . Output Q and  $\overline{Q}$  transistors are similar in timing. The input signal must occur at time  $t_s$  before the latch falling edge, and must be maintained for time  $t_h$  after the edge to be acquired. After  $t_h$ , the output is no longer affected by the input status until the latch is again strobed. A minimum latch pulse width of  $t_{pw(LE)}$  is needed for the strobe operation, and the output transitions occur after a time  $t_{LE(+)}$ .

The MAX9691/MAX9692/MAX9693 will not false trip (i.e., output invert) if one of the inputs is in the valid common-mode range while the other input is outside the common-mode range.




Figure 3. Timing Diagram

# MAX9691/MAX9692/MAX9693

# Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

#### **Definition of Terms**

# Vos Input Offset Voltage. The voltage required between the input terminals to obtain 0V differential at the output.

V<sub>IN</sub> Input Voltage Pulse Amplitude

VoD Input Voltage Overdrive

t<sub>pd+</sub> Input to Output High Delay. The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output low-to-high transition.

t<sub>pd</sub>- Input to Output Low Delay. The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output high-to-low transition.

tLE(+) Latch-Enable to Output High Delay. The propagation delay measured from the 50% point of the latch-enable signal low-to-high transition to the 50% point of an output low-to-high transition.

tLE(-) Latch-Enable to Output Low Delay. The propagation delay measured from the 50% point of the latch-enable signal low-to-high transition to the 50% point of an output high-to-low transition.

tpw(LE) Latch-Enable Pulse Width. The minimum time the latch-enable signal must be high to acquire and hold an input signal.

ts Setup Time. The minimum time before the negative transition of the latch-enable pulse that an input signal must be present to be acquired and held at the outputs.

th Hold Time. The minimum time after the negative transition of the latch-enable signal that an input signal must remain unchanged to be acquired and held at the output.

 $\Delta_{pd}$  Propagation Delay Skew.The difference in propagation delay between the Q and  $\overline{Q}$  outputs crossing each other in both directions.

PDSP Propagation Delay Dispersion. The change in propagation delay as a result of the overdrive of the input signal varying.

tpdm Propagation Delay Match (MAX9693 only). The difference in propagation delay between two separate channels.

## **Chip Information**


TRANSISTOR COUNT: MAX9691:106

MAX9692:106 MAX9693: 207


## Ordering Information (continued)


PART	TEMP. RANGE	PIN-PACKAGE
MAX9692EUB	-40°C to +85°C	10 μMAX
MAX9692ESE	-40°C to +85°C	16 Narrow SO
MAX9692EPE	-40°C to +85°C	16 PDIP
MAX9693EEE	-40°C to +85°C	16 Narrow SO
MAX9693ESE	-40°C to +85°C	16 QSOP
MAX9693EPE	-40°C to +85°C	16 PDIP

# Pin Configurations




# Package Information





Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.