

General Description

The MAX9326 low-skew, 1:9 differential driver features extremely low output-to-output skew (50ps max) and part-to-part skew (225ps max). These features make the device ideal for clock and data distribution across a backplane or board. The device repeats an HSTL or LVECL/LVPECL differential input at nine differential outputs. Outputs are compatible with LVECL and LVPECL, and can directly drive 50Ω terminated transmission lines.

The differential inputs can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip reference output voltage V_{BB} All inputs have internal pulldown resistors to VEE. The internal pulldowns and a fail-safe circuit ensure differential low default outputs when the inputs are left open or at VEE.

The MAX9326 operates over a +2.375V to +3.8V supply range for interfacing to differential HSTL and LVPECL signals. This allows high-performance clock or data distribution in systems with a nominal +2.5V or +3.3V supply. For LVECL operation, the device operates with a -2.375V to -3.8V supply.

The MAX9326 is offered in 28-lead PLCC and spacesaving 28-lead QFN packages. The MAX9326 is specified for operation from -40°C to +85°C.

Applications

Precision Clock Distribution Low-Jitter Data Repeaters

Features

- ♦ 50ps (max) Output-to-Output Skew
- ♦ 1.5ps_{RMS} (max) Random Jitter
- ♦ Guaranteed 300mV Differential Output at 1.0GHz
- ♦ +2.375V to +3.8V Supplies for Differential HSTL/LVPECL
- ♦ -2.375V to -3.8V Supplies for Differential LVECL
- ♦ On-Chip Reference for Single-Ended Inputs
- ♦ Outputs Low for Inputs Open or at VEE
- ♦ Pin Compatible with MC100LVE111


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9326EQI	-40°C to +85°C	28 PLCC
MAX9326ETI*	-40°C to +85°C	28 QFN 5mm x 5mm

^{*}Future product—contact factory for availability.

Functional Diagram appears at end of data sheet.

Pin Configurations



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

\\o o \\==	0.21/+04.11/
VCC - VEE	
Inputs (CLK, CLK) to VEE	$0.3V$ to $(V_{CC} + 0.3V)$
CLK to CLK	±3.0V
Continuous Output Current	50mA
Surge Output Current	
VBB Sink/Source Current	
Continuous Power Dissipation (T _A = +70°	C)
28-Lead PLCC (derate 10.5mW/°C abo	ove +70°C)842mW
θ _{JA} in Still Air	+95°C/W
θJC	+25°C/W

28-Lead QFN (derate 20.8mW/°C above	+70°C)1667mW
θ_{JA} in Still Air	+48°C/W
θJC	+2°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
ESD Protection	
Human Body Model (CLK, CLK, Q_, Q_)	≥2kV
Soldering Temperature (10s)	+300°C
• , , ,	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

((V_{CC} - V_{EE}) = 2.375V to 3.8V, R_L = $50\Omega \pm 1\%$ to V_{CC} - 2V. Typical values are at (V_{CC} - V_{EE}) = 3.3V, V_{IH} = (V_{CC} - 1V), V_{IL} = (V_{CC} - 1.5V.) (Notes 1–4)

PARAMETER SYMBOL		CONDITIONS		-40°C		+25°C			+85°C			UNITS
PARAMETER	STINIBUL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DIFFERENTIAL I	NPUT (CLK	_, CLK_)										_
Single-Ended Input High Voltage	VIH	Figure 1	V _{CC} - 1.165		Vcc	V _{CC} - 1.165		Vcc	V _{CC} - 1.165		Vcc	V
Single-Ended Input Low Voltage	VIL	Figure 1	V _{EE}		V _{CC} - 1.475	VEE		V _{CC} - 1.475	VEE		VCC - 1.475	V
Differential Input High Voltage	VIHD	Figure 1	V _{EE} + 1.2		V _C C	V _{EE} + 1.2		Vcc	V _{EE} + 1.2		V _C C	V
Differential Input Low Voltage	V _{ILD}	Figure 1	VEE		V _{CC} - 0.095	VEE		V _{CC} - 0.095	VEE		V _C C - 0.095	V
Differential Input	V _{IHD} -	(V _{CC} - V _{EE}) < 3.0V, Figure 1	0.095		V _{CC} - V _{EE}	0.095		V _{CC} - V _{EE}	0.095		V _{CC} - VEE	
Voltage	V _{ILD}	(V _{CC} - V _{EE}) ≥ 3.0V, Figure 1	0.095		3.0	0.095		3.0	0.095		3.0	V
Input Current	I _{IN}	VIH, VIL, VIHD, VILD	-10.0		+150.0	-10.0		+150.0	-10.0		+150.0	μΑ

DC ELECTRICAL CHARACTERISTICS (continued)

((V_{CC} - V_{EE}) = 2.375V to 3.8V, R_L = 50Ω ±1% to V_{CC} - 2V. Typical values are at (V_{CC} - V_{EE}) = 3.3V, V_{IH} = (V_{CC} - 1V), V_{IL} = (V_{CC} - 1.5V.) (Notes 1–4)

PARAMETER	SYMBOL	CONDITIONS		-40°C		+25°C			+85°C			UNITS
PANAMETER	STWIBUL		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OUTPUT (Q_, Q)											
Single-Ended Output High Voltage	V _{OH}	Figure 2	V _{CC} - 1.085	V _{CC} - 0.977	V _{CC} - 0.880	V _{CC} - 1.025	V _{CC} - 0.949	V _{CC} - 0.88	V _{CC} - 1.025	V _{CC} - 0.929	V _{CC} - 0.88	V
Single-Ended Output Low Voltage	VoL	Figure 2	V _{CC} - 1.810	V _C C - 1.695	V _{CC} - 1.620	V _{CC} - 1.810	V _{CC} - 1.697	V _C C - 1.62	V _{CC} - 1.810	V _{CC} - 1.698	V _{CC} - 1.62	V
Differential Output Voltage	VoH - VoL	Figure 2	535	718		595	749		595	769		mV
REFERENCE VO	REFERENCE VOLTAGE OUTPUT (VBB)											
Reference Voltage Output	Vrr	$IBB = \pm 0.5 mA$ (Note 5)	V _{CC} - 1.38	V _C C - 1.318	V _C C - 1.26	V _C C - 1.38	V _C C - 1.325	V _C C - 1.26	V _{CC} - 1.38	V _C C - 1.328	V _C C - 1.26	V
SUPPLY								-			-	
Supply Current	IEE	(Note 6)		35	50		39	55		42	65	mA

AC ELECTRICAL CHARACTERISTICS


 $((V_{CC} - V_{EE}) = 2.375V \text{ to } 3.8V, R_L = 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, f_{|N} \le 500MHz, input transition time = 125ps (20% to 80%). Typical values are at <math>(V_{CC} - V_{EE}) = 3.3V, V_{|H} = (V_{CC} - 1V), V_{|L} = (V_{CC} - 1.5V.)$ (Note 7)


PARAMETER	SYMBOL	CONDITIONS	-40°C			+25°C			+85°C			UNITS
PARAMETER	PARAMETER STWIBOL		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Differential Input-to-Output Delay	tpLHD tpHLD	Figure 2	365		615	375		605	383		653	ps
Single-Ended Input-to-Output Delay	tpLH tpHL	Figure 3 (Note 8)	350		635	360		685	360		705	ps
Output-to- Output Skew	tskoo	(Note 9)			50			50			50	ps
Part-to-Part Skew	tskpp	Differential input (Note 10)			190			125			240	ps
Added Random Jitter	t _{RJ}	f _{IN} = 0.5GHz clock pattern (Note 11)			1.5			1.5			1.5	psRMS
Added Deterministic Jitter	t _D J	f _{IN} = 1.0Gbps, 2E ²³ - 1 PRBS pattern (Note 11)			95			95			95	psp-p
Switching Frequency	fMAX	V _{OH} - V _{OL} ≥ 300mV clock pattern	1.5			1.5			1.5			GHz
Output Rise/Fall Time (20% to 80%)	t _R , t _F	Figure 2	140		440	140		440	140		440	ps


- **Note 1:** Measurements are made with the device in thermal equilibrium.
- **Note 2:** Current into a pin is defined as positive. Current out of a pin is defined as negative.
- **Note 3:** DC parameters production tested at $T_A = +25$ °C and guaranteed by design over the full operating temperature range.
- **Note 4:** Single-ended input operation using V_{BB} is limited to $(V_{CC} V_{EE}) = 3.0V$ to 3.8V.
- Note 5: Use VBB only for inputs that are on the same device as the VBB reference.
- **Note 6:** All pins open except V_{CC} and V_{EE}.
- Note 7: Guaranteed by design and characterization. Limits are set at ±6 sigma.
- **Note 8:** Measured from the 50% point of the input signal with the 50% point equal to V_{BB} , to the 50% point of the output signal.
- Note 9: Measured between outputs of the same part at the signal crossing points for a same-edge transition. Differential input signal.
- Note 10: Measured between outputs of different parts under identical conditions for same-edge transition.
- Note 11: Device jitter added to the input signal. Differential input signal.


Typical Operating Characteristics

(Typical values are at (V_{CC} - V_{EE}) = 3.3V, V_{IH} = (V_{CC} - 1V), V_{IL} = (V_{CC} - 1.5V), R_L = $50\Omega \pm 1\%$ to V_{CC} - 2V, f_{IN} = 500MHz, input transition time = 125ps (20% to 80%).)









Pin Description

PIN								
PLCC	QFN	NAME	FUNCTION					
1, 8, 15, 22	4, 11, 18, 25	V _{CC}	Positive Supply Voltage. Bypass each V_{CC} to V_{EE} with $0.1\mu F$ and $0.01\mu F$ ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.					
2	5	CLK	Inverting Differential Clock Input. Internal $105k\Omega$ pulldown to VEE.					
3	6	V_{BB}	Reference Output Voltage. Connect to the inverting or noninverting clock input to provide a reference for single-ended operation. When used, bypass V_{BB} to V_{CC} with a 0.01µF ceramic capacitor. Otherwise leave open.					
4, 27	2, 7	N.C.	Not Connected					
5	8	Q8	Inverting Q8 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
6	9	Q8	Noninverting Q8 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
7	10	Q7	Inverting Q7 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
9	12	Q7	Noninverting Q7 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
10	13	Q6	Inverting Q6 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
11	14	Q6	Noninverting Q6 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
12	15	Q5	Inverting Q5 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
13	16	Q5	Noninverting Q5 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
14	17	Q4	Inverting Q4 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
16	19	Q4	Noninverting Q4 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
17	20	Q3	Inverting Q3 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
18	21	Q3	Noninverting Q3 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
19	22	Q2	Inverting Q2 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
20	23	Q2	Noninverting Q2 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
21	24	Q1	Inverting Q1 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
23	26	Q1	Noninverting Q1 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
24	27	Q0	Inverting Q0 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
25	28	Q0	Noninverting Q0 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
26	1	VEE	Negative Supply Voltage					
28	3	CLK	Noninverting Differential Clock Input. Internal 105k Ω pulldown to VEE.					
	Exposed Pad	_	Internally Connected to VEE					




Figure 1. Input Voltage Definitions




Figure 2. Differential Input (CLK, \overline{CLK}) to Output (Q_, \overline{Q}) Delay Timing Diagram




Figure 3. Single-Ended Input (CLK, \overline{CLK}) to Output (Q_, \overline{Q}) Delay Timing Diagram

Detailed Description

The MAX9326 low-skew, 1:9 differential driver features extremely low output-to-output skew (50ps max) and part-to-part skew (225ps max). These features make the device ideal for clock and data distribution across a backplane or board. The device repeats an HSTL or LVECL/LVPECL differential input at nine differential outputs. Outputs are compatible with LVECL and LVPECL, and can directly drive 50Ω terminated transmission lines.

The differential inputs (CLK, $\overline{\text{CLK}}$) can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip reference output voltage (VBB). A single-ended input of at least VBB $\pm 95 \text{mV}$ or a differential input of at least 95 mV switches the outputs to the VOH and VOL levels specified in the *DC Electrical Characteristics*. The maximum magnitude of the differential input from CLK to $\overline{\text{CLK}}$ is $\pm 3.0 \text{V}$ or $\pm (\text{VCC} - \text{VEE})$, whichever is less. This limit also applies to the difference between a single-ended input and any reference voltage input.

All the differential inputs have $105 k\Omega$ pulldowns to VEE. Internal pulldowns and a fail-safe circuit ensure differential low default outputs when the inputs are left open or at VEE.

Specifications for the high and low voltages of a differential input (V_{IHD} and V_{ILD}) and the differential input voltage (V_{IHD} - V_{ILD}) apply simultaneously.

For interfacing to differential HSTL and LVPECL signals, these devices operate over a 2.375V to 3.8V supply range, allowing high-performance clock or data distribution in systems with a nominal 2.5V or 3.3V supply. For differential LVECL operation, these devices operate from a -2.375V to -3.8V supply.

Single-Ended Operation

The differential inputs (CLK, CLK) can be configured to accept single-ended inputs when operating at supply voltages greater than 2.58V. The recommended supply voltage for single-ended operation is 3.0V to 3.8V. A differential input is configured for single-ended operation by connecting the on-chip reference voltage, VBB, to an unused complementary input as a reference. For example, the differential CLK, CLK input is converted to a non-inverting, single-ended input by connecting VBB to CLK and connecting the single-ended input to CLK. Similarly, an inverting input is obtained by connecting VBB to CLK and connecting the single-ended input to CLK. With a differential input configured as single ended (using VBB), the single-ended input can be driven to VCC or VEE or with a single-ended LVPECL/LVECL signal.

When configuring a differential input as a single-ended input, a user must ensure that the supply voltage (V_{CC} - V_{EE}) is greater than 2.58V. This is because the input high minimum level must be at (V_{EE} + 1.2V) or higher for proper operation. The reference voltage V_{BB} must be at least (V_{EE} + 1.2V) or higher for the same reason because it becomes the high-level input when the other single-ended input swings below it. The minimum V_{BB} output for the MAX9326 is (V_{CC} - 1.38V). Substituting the minimum V_{BB} output for (V_{BB} = V_{EE} + 1.2V) results in a minimum supply (V_{CC} - V_{EE}) of 2.58V. Rounding up to standard supplies gives the single-ended operating supply ranges (V_{CC} - V_{EE}) of 3.0V to 3.8V for the MAX9326.

When using the V_{BB} reference output, bypass it with a 0.01 μ F ceramic capacitor to VCC. If not used, leave it open. The VBB reference can source or sink 0.5mA, which is sufficient to drive two inputs.

Applications Information Output Termination

Terminate the outputs through 50Ω to V_{CC} - 2V or use equivalent Thevenin terminations. Terminate each Q and Q output with identical termination on each for the lowest output distortion. When a single-ended signal is taken from the differential output, terminate both Q_ and \overline{Q} .

Ensure that output currents do not exceed the current limits as specified in the *Absolute Maximum Ratings*. Under all operating conditions, the device's total thermal limits should be observed.

Supply Bypassing

Bypass each V_{CC} to V_{EE} with high-frequency surfacemount ceramic $0.1\mu\text{F}$ and $0.01\mu\text{F}$ capacitors. Place the capacitors as close to the device as possible with the $0.01\mu\text{F}$ capacitor closest to the device pins.

Use multiple vias when connecting the bypass capacitors to ground. When using the VBB reference output, bypass it with a 0.01µF ceramic capacitor to VCC. If the VBB reference is not used, it can be left open.

Traces

Circuit board trace layout is very important to maintain the signal integrity of high-speed differential signals. Maintaining integrity is accomplished in part by reducing signal reflections and skew, and increasing common-mode noise immunity. Signal reflections are caused by discontinuities in the 50Ω characteristic impedance of the traces. Avoid discontinuities by maintaining the distance between differential traces, not using sharp corners or using vias. Maintaining distance between the traces also increases common-mode noise immunity. Reducing signal skew is accomplished by matching the electrical length of the differential traces.

Exposed-Pad Package


The 28-lead QFN package (MAX9326EGI) has the exposed paddle on the bottom of the package that provides the primary heat removal path from the IC to the PC board, as well as excellent electrical grounding to the PC board. The MAX9326EGI's exposed pad is internally connected to VEE. Do not connect the exposed pad to a separate circuit ground plane unless VEE and the circuit ground are the same.

Chip Information

TRANSISTOR COUNT: 1030


PROCESS: Bipolar

Functional Diagram




Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.