

General Description

The MAX9320/MAX9320A are low-skew. 1-to-2 differential drivers designed for clock and data distribution. The input is reproduced at two differential outputs. The differential input can be adapted to accept single-ended inputs by applying an external reference voltage.

The MAX9320/MAX9320A feature ultra-low propagation delay (208ps), part-to-part skew (20ps), and output-tooutput skew (6ps) with 30mA maximum supply current. making these devices ideal for clock distribution. For interfacing to differential HSTL and LVPECL signals, these devices operate over a +2.25V to +3.8V supply range, allowing high-performance clock or data distribution in systems with a nominal +2.5V or +3.3V supply. For differential LVECL operation, these devices operate from a -2.25V to -3.8V supply.

The pinout is the only difference between the MAX9320 and MAX9320A. Multiple pinouts are provided to simplify routing across a backplane to either side of a doublesided board.

These devices are offered in space-saving 8-pin SOT23* and industry-standard TSSOP* and SO packages.

Applications

Precision Clock Distribution Low-Jitter Data Repeater Protection Switching

Features


- ♦ Improved Second Source of the MC10LVEP11 (MAX9320)
- ♦ +2.25V to +3.8V Differential HSTL/LVPECL Operation
- ♦ -2.25V to -3.8V LVECL Operation
- ♦ Low 22mA (typ) Supply Current
- ♦ 20ps (typ) Part-to-Part Skew
- ♦ 6ps (typ) Output-to-Output Skew
- ♦ 208ps (typ) Propagation Delay
- ♦ Minimum 300mV Output at 3GHz
- ♦ Outputs Low for Open Input
- ♦ ESD Protection >2kV (Human Body Model)
- ♦ Available in Thermally Enhanced Exposed-Pad SO Package

Ordering Information

PART	TEMP. RANGE	PIN- PACKAGE	TOP MARK
MAX9320 EKA-T*	-40°C to +85°C	8 SOT23	_
MAX9320ESA	-40°C to +85°C	8 SO-EP**	_
MAX9320EUA*	-40°C to +85°C	8 TSSOP	_
MAX9320AEKA*	-40°C to +85°C	8 SOT23	AAIW

*Future product—contact factory for availability.

Pin Configurations



MIXIM

Maxim Integrated Products 1

^{**}EP-Exposed pad.

ABSOLUTE MAXIMUM RATINGS

V _{CC} to V _{EE}	+4.1V
D or \overline{D}	Vcc + 0.3V
D to \overline{D}	±3.0V
Continuous Output Current	50mA
Surge Output Current	
Junction-to-Ambient Thermal Resistance in Still Air	
8-Pin SOT23	+112°C/W
8-Pin TSSOP	+221°C/W
8-Pin SO	
Junction-to-Ambient Thermal Resistance with 500	
LFPM Airflow	
8-Pin SOT23	+78°C/W
8-Pin TSSOP	+155°C/W
8-Pin SO	+99°C/W

Junction-to-Case Thermal Resistance	
8-Pin SOT23	+80°C/W
8-Pin TSSOP	+39°C/W
8-Pin SO	+40°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
ESD Protection	
Human Body Model (D, \overline{D} , Q_, \overline{Q})	>2kV
Soldering Temperature (10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = +2.25V \text{ to } +3.8V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V. \text{ Typical values are at } V_{CC} - V_{EE} = +3.3V, V_{IHD} = V_{CC} - 1.0V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.})$ (Notes 1, 2, 3)

DADAMETED	DADAMETED CYMPOL			-40°C		+25°C			+85°C			што
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DIFFERENTIAL I	NPUT (D, \overline{D})											
High Voltage of Differential Input	V _{IHD}		V _{EE} + 1.2		V	V _{EE} + 1.2		V _{CC}	V _{EE} + 1.2		V _C C	V
Low Voltage of Differential Input	V _{ILD}		VEE		V _C C - 0.1	VEE		V _C C - 0.1	VEE		V _C C - 0.1	V
Differential	V _{IHD}	For V _{CC} - V _{EE} < +3.0V	0.1		V _{CC} - V _{EE}	0.1		V _{CC} - V _{EE}	0.1		V _{CC} - V _{EE}	· >
Input Voltage	- VILD	For V _{CC} - V _{EE} ≥ +3.0V	0.1		3.0	0.1		3.0	0.1		3.0	V
Input High Current	Іін				150			150			150	μΑ
D Input Low Current	l _{ILD}		-10		100	-10		100	-10		100	μA
D Input Low Current	l _{ILD}		-150			-150			-150			μA
DIFFERENTIAL (OUTPUTS (C	Q_, Q)										
Single-Ended Output High Voltage	VoH	Figure 1	V _{CC} - 1.135		V _{CC} - 0.885	V _{CC} - 1.07		V _{CC} - 0.82	V _{CC} - 1.01		V _{CC} - 0.76	V

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} - V_{EE} = +2.25V \text{ to } +3.8V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V. \text{ Typical values are at } V_{CC} - V_{EE} = +3.3V, V_{IHD} = V_{CC} - 1.0V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.})$ (Notes 1, 2, 3)

PARAMETER	SYMBOL	MBOL CONDITIONS -40°C +2				+25°C		+85°C			UNITS	
PARAMETER	STIMBUL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Single-Ended Output Low Voltage	V _{OL}	Figure 1	V _{CC} - 1.935		V _{CC} - 1.685	V _{CC} - 1.87		V _C C - 1.62	V _{CC} - 1.81		V _{CC} - 1.56	V
Differential Output Voltage	VOH - VOL	Figure 1	550			550			550			mV
POWER SUPPLY	7											
Supply Current (Note 4)	I _{EE}			20	28		22	28		23	30	mA

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = +2.25 V \ to \ +3.8 V, \ outputs \ loaded \ with \ 50 \Omega \ \pm1\% \ to \ V_{CC} - 2 V, \ input \ frequency = 1.5 GHz, \ input \ transition \ time = 125 ps (20\% \ to 80\%), \ V_{IHD} = V_{EE} \ + 1.2 V \ to \ V_{CC}, \ V_{ILD} = V_{EE} \ to \ V_{CC} - 0.15 V, \ V_{IHD} - V_{ILD} = 0.15 V \ to \ the \ smaller \ of \ 3 V \ or \ V_{CC} - V_{EE}. \ Typical values are at \ V_{CC} - V_{EE} = +3.3 V, \ V_{IHD} = V_{CC} - 1 V, \ V_{ILD} = V_{CC} - 1.5 V, \ unless \ otherwise \ noted.) (Note 5)$

PARAMETER	SYMBOL	BOL CONDITIONS		-40°C		+25°C				UNITS		
PANAMETER	STWIBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Differential Input-to- Output Delay	tpLHD, tpHLD	Figure 1	145	220	265	155	208	265	160	203	270	ps
Output-to- Output Skew (Note 6)	tskoo			6	30		6	30		6	30	ps
Part-to-Part Skew (Note 7)	tskpp			20	120		20	110		20	110	ps
Added Random Jitter	+	f _{IN} = 1.5GHz, Clock pattern		1.7	2.8		1.7	2.8		1.7	2.8	ps
(Note 8)	tRJ	f _{IN} = 3.0GHz, Clock pattern		0.6	1.5		0.6	1.5		0.6	1.5	(RMS)
Added Deterministic Jitter (Note 8)	t _D J	3.0Gbps 2 ²³ -1 PRBS pattern		57	80		57	80		57	80	ps (p-p)

AC ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} - V_{EE} = +2.25 V \ to \ +3.8 V, \ outputs \ loaded \ with \ 50 \Omega \ \pm1\% \ to \ V_{CC} - 2 V, \ input \ frequency = 1.5 GHz, \ input \ transition \ time = 125 ps (20\% \ to 80\%), \ V_{IHD} = V_{EE} + 1.2 V \ to \ V_{CC}, \ V_{ILD} = V_{EE} \ to \ V_{CC} - 0.15 V, \ V_{IHD} - V_{ILD} = 0.15 V \ to \ the \ smaller \ of 3 V \ or \ V_{CC} - V_{EE}. \ Typical values are at \ V_{CC} - V_{EE} = +3.3 V, \ V_{IHD} = V_{CC} - 1 V, \ V_{ILD} = V_{CC} - 1.5 V, \ unless \ otherwise \ noted.) (Note 5)$


DADAMETED OVMDOL		CONDITIONS	-40°C			+25°C			+85°C			LIMITO
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Switching	4	V _{OH} - V _{OL} ≥ 300mV, Clock pattern, Figure 1	3.0			3.0			3.0			
Frequency	†MAX	V _{OH} - V _{OL} ≥ 550mV, Clock pattern, Figure 1	2.0			2.0			2.0			GHz
Output Rise/Fall Time (20% to 80%)	t _R , t _F	Figure 1	50	88	120	50	89	120	50	90	120	ps


- Note 1: Measurements are made with the device in thermal equilibrium.
- Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.
- Note 3: DC parameters production tested at TA = +25°C. Guaranteed by design and characterization over the full operating temperature range.
- Note 4: All pins open except VCC and VEE.
- Note 5: Guaranteed by design and characterization. Limits are set at ±6 sigma.
- Note 6: Measured between outputs of the same part at the signal crossing points for a same-edge transition.
- **Note 7:** Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.
- Note 8: Device jitter added to the input signal.


Typical Operating Characteristics


 $(V_{CC} = +3.3V, V_{EE} = 0, input transition time = 125ps (20% to 80%), V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V, f_{IN} = 1.5GHz, outputs loaded with 50<math>\Omega$ to V_{CC} - 2V, T_A = +25°C, unless otherwise noted.)














Pin Description (MAX9320)

PIN		NAME	FUNCTION
TSSOP/SO	SOT23	INAIVIE	FUNCTION
1	8	Q0	Noninverting Q0 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
2	7	Q0	Inverting Q0 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
3	6	Q1	Noninverting Q1 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
4	5	Q1	Inverting Q1 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
5	2	VEE	Negative Supply Voltage
6	4	D	Inverting Differential Input. $60k\Omega$ pullup to V_{CC} and $100k\Omega$ pulldown to V_{EE} .
7	3	D	Noninverting Differential Input. 100k Ω pulldown to VEE.
8	1	Vcc	Positive Supply Voltage. Bypass from V _{CC} to V _{EE} with 0.1µF and 0.01µF ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.

__Pin Description (MAX9320A)

PIN	NAME	FUNCTION					
SOT23	NAME	FUNCTION					
1	V _{CC}	Positive Supply Voltage. Bypass from V_{CC} to V_{EE} with $0.1\mu F$ and $0.01\mu F$ ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.					
2	VEE	Negative Supply Voltage					
3	D	Inverting Differential Input. $60 \text{k}\Omega$ pullup to V_{CC} and $100 \text{k}\Omega$ pulldown to V_{EE} .					
4	D	Noninverting Differential Input. 100kΩ pulldown to VEE.					
5	Q1	Inverting Q1 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
6	Q1	Noninverting Q1 Output. Typically terminate with 50Ω resistor to V _{CC} - 2V.					
7	Q0	Inverting Q0 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					
8	Q0	Noninverting Q0 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.					




Figure 1. Differential Transition Time and Propagation Delay Timing Diagram

Detailed Description

The MAX9320/MAX9320A low-skew, 1-to-2 differential drivers are designed for clock and data distribution. For interfacing to differential HSTL and LVPECL signals, these devices operate over a +2.25V to +3.8V supply range, allowing high-performance clock and data distribution in systems with a nominal +2.5V or +3.3V supply. For differential LVECL operation, these devices operate from a -2.25V to -3.8V supply.

Inputs

The maximum magnitude of the differential input from D to \overline{D} is VCC - VEE or 3.0V, whichever is less. This limit also applies to the difference between any reference voltage input and a single-ended input.

The differential inputs have bias resistors that drive the outputs to a differential low when the inputs are open. The inverting input, \overline{D} , is biased with a $60k\Omega$ pullup to VCC and a $100k\Omega$ pulldown to VEE. The noninverting input, D, is biased with a $100k\Omega$ pulldown to VEE.

Specifications for the high and low voltages of the differential input (VIHD and VILD) and the differential input voltage (VIHD - VILD) apply simultaneously (VILD cannot be higher than VIHD).

Outputs

Output levels are referenced to V_{CC} and are considered LVPECL or LVECL, depending on the level of the V_{CC} supply. With V_{CC} connected to a positive supply and V_{EE} connected to GND, the outputs are LVPECL. The outputs are LVECL when V_{CC} is connected to GND and V_{EE} is connected to a negative supply.

A single-ended input of ± 100 mV around a reference voltage or a differential input of at least ± 100 mV switches the outputs to the V_{OH} and V_{OL} levels specified in the *DC Electrical Characteristics* table.

Applications Information

Supply Bypassing

Bypass V_{CC} to V_{EE} with high-frequency surface-mount ceramic 0.1µF and 0.01µF capacitors in parallel as close to the device as possible, with the 0.01µF value capacitor closest to the device. Use multiple parallel vias for low inductance.

Traces

Input and output trace characteristics affect the performance of the MAX9320/MAX9320A. Connect each signal of a differential input or output to a 50Ω characteristic impedance trace. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the 50Ω characteristic impedance through connectors and across cables. Reduce skew within a differential pair by matching the electrical length of the traces.

The exposed-pad (EP) SO package can be soldered to the PC board for enhanced thermal performance. If the EP is not soldered to the PC board, the thermal resistance is the same as the regular SO package. The EP is connected to the chip VEE supply. Be sure that the pad does not touch signal lines or other supplies.

Contact the Maxim Packaging department for guidelines on the use of EP packages.


Output Termination


Terminate outputs through 50Ω to V_{CC} - 2V or use an equivalent Thevenin termination. Terminate both outputs and use the same termination on each for the lowest output-to-output skew. When a single-ended signal is taken from a differential output, terminate both outputs. For example, if Q0 is used as a single-ended output, terminate both Q0 and $\overline{\rm Q0}$.

Chip Information


TRANSISTOR COUNT: 182

Package Information





Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.