## RELIABILITY REPORT

FOR

# MAX825TExK

# PLASTIC ENCAPSULATED DEVICES

August 14, 2001

# MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance **Executive Director** 

#### Conclusion

The MAX825T successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. .....Device Description V. ......Quality Assurance Information II. ......Manufacturing Information VI. .....Reliability Evaluation III. ......Packaging Information IV. .....Die Information .....Attachments

### I. Device Description

### A. General

The MAX825T microprocessor (µP) supervisory circuit combines reset output and manual-reset input functions in a 5-pin SOT23-5 package. It significantly improves system reliability and accuracy compared to separate ICs or discrete components. The MAX825T is specifically designed to ignore fast transients on V<sub>CC</sub>.

The reset threshold voltages on this device is 3.08V. This device has an active-low reset output, which is guaranteed to be in the correct state for  $V_{CC}\,$  down to 1V. The MAX825T also has an active-high reset output.

### B. Absolute Maximum Ratings

<u>Item</u>	Rating		
$V_{CC}$	-0.3V to +6.0V		
All Other Pins	$-0.3V$ to $(V_{CC} + 0.3V)$		
Input Current, All Pins Except RESET and /RESET	20mA		
Output Current, RESET, /RESET	20mA		
Rate of Rise, V <sub>CC</sub>	$100V/\mu s$		
Storage Temp.	-65°C to $+160$ °C		
Lead Temp. (10 sec.)	+300°C		
Power Dissipation			
5 Lead SOT-23	571mW		
5 Lead SC70	247mW		
Derates above +70°C			
5 Lead SOT-23	7.1mW/°C		
5 Lead SC70	3.1mW/°C		

### **II.** Manufacturing Information

A. Description/Function: 5-Pin Microprocessor Supervisory Circuit

B. Process: SG1.2 - Standard 1.2 micron silicon gate CMOS

C. Number of Device Transistors: 607

D. Fabrication Location: California or Oregon, USA

E. Assembly Location: Malaysia or Thailand

F. Date of Initial Production: June, 1996

### III. Packaging Information

A. Package Type: 5 Lead SOT-23 5 Lead SC70

B. Lead Frame: Copper Alloy 42

C. Lead Finish: Solder Plate Solder Plate

D. Die Attach: Silver-filled Epoxy Non-Conductive

E. Bondwire: Gold (1 mil dia.) Gold (1 mil dia.)

F. Mold Material: Epoxy with silica filler Epoxy with silica filler

G. Assembly Diagram: Buildsheet # 05-1601-0010 Buildsheet # 05-1601-0113

H. Flammability Rating: Class UL94-V0 Class UL94-V0

I. Classification of Moisture Sensitivity per

JEDEC standard JESD22-A112: Level 1 Level 1

#### IV. Die Information

A. Dimensions: 42 x 36 mils

B. Passivation: Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Copper/Si

D. Backside Metallization: None

E. Minimum Metal Width: 1.2 microns (as drawn)

F. Minimum Metal Spacing: 1.2 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO<sub>2</sub>

I. Die Separation Method: Wafer Saw

### V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager)

Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

### VI. Reliability Evaluation

#### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83 \quad \text{(Chi}}{192 \text{ x } 4389 \text{ x } 319 \text{ x } 2}$$

$$\lambda = 3.403 \text{ x } 10^{-9}$$

$$\lambda = 3.403 \text{ F.I.T. } (60\% \text{ confidence level } @ 25^{\circ}\text{C})$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The Burn-In Schematic (Spec. # 06-5033) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1L**).

#### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

### C. E.S.D. and Latch-Up Testing

The MS05-12 die type has been found to have all pins able to withstand a transient pulse of  $\pm 1500$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA and/or  $\pm 20$ V.

**Table 1**Reliability Evaluation Test Results

# MAX825TExK

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test (		202		240	0
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		319	0
Moisture Testing	g (Note 2)				
Pressure Pot	Ta = 121°C	DC Parameters	SOT23	355	0
	P = 15 psi. RH= 100% Time = 168hrs.	& functionality	SC70	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Stre	ss (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots for the package.

Note 2: Generic package/process data


TABLE II. <u>Pin combination to be tested.</u> 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> 3/	All V <sub>PS1</sub> pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 2/3/2 Repeat pin combination I for each named Power supply and for ground (e.g., where V<sub>PS1</sub> is V<sub>DD</sub>, V<sub>CC</sub>, V<sub>SS</sub>, V<sub>BB</sub>, GND, +V<sub>S</sub>, -V<sub>S</sub>, V<sub>REF</sub>, etc).

### 3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.






Ø- B□NDING AREA

NOTE: CAVITY DOWN

PKG.CODE: U5-1		APPROVALS	DATE	NIXIXI	/VI
CAV./PAD SIZE:	PKG.	Allan_			REV.:
64X45	DESIGN E	$=\mathcal{B}$	7/27/95	05-1601-0010	A



USE NON-CONDUCTIVE EPOXY

☑ BONDABLE AREA

NOTE: CAVITY DOWN

PKG. CDDE: X5-1		SIGNATURES	DATE	CONFIDENTIAL & PROPRIE	
CAV./PAD SIZE:	PKG.	Tuno	1/11/00	BOND DIAGRAM #:	REV:
35×34	DESIGN	Sheel fan	1/12/00	05-1601-0113	Α