MAX824S Rev. A

RELIABILITY REPORT

FOR

## MAX824SExK

PLASTIC ENCAPSULATED DEVICES

July 16, 2001

# MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

edin 1

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

frull

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX824S successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I.WeightsVeightsII.Manufacturing InformationVeightsIII.Manufacturing InformationViiiIII.Manufacturing InformationViiiiIV.Manufacturing InformationManufacturing InformationIV.Manufacturing InformationManufacturing Information

#### I. Device Description

A. General

The MAX824S microprocessor ( $\mu$ P) supervisory circuit combines reset output and watchdog input functions in a 5-pin SOT23-5 or SC70 package. This device significantly improves system reliability and accuracy compared to separate ICs or discrete components. The MAX824S is specifically designed to ignore fast transients on V<sub>CC</sub>.

The MAX824S has a preprogrammed reset threshold voltages of 4.38V. This device has an active-low reset output, which is guaranteed to be in the correct state for  $V_{CC}$  down to 1V. The MAX824S also has an active-high reset output.

#### B. Absolute Maximum Ratings

Item	Rating
V <sub>CC</sub> All Other Pins	-0.3V to +6.0V -0.3V to ( $V_{CC}$ + 0.3V)
Input Current, All Pins Except RESET and /RESET	20mA 20mA
Output Current, RESET, /RESET Rate of Rise, V <sub>CC</sub>	2011Α 100V/μs
Storage Temp.	-65°C to +160°C
Lead Temp. (10 sec.)	+300°C
Power Dissipation 5 Lead SC70	247mW
5 Lead SOT23	571mW
Derates above +70°C	
5 Lead SC70	3.1mW/°C
5 Lead SOT23	7.1mW/°C

#### **II. Manufacturing Information**

- A. Description/Function: 5-Pin Microprocessor Supervisory Circuit
- B. Process: S12 (Standard 1.2 micron silicon gate CMOS)
- C. Number of Device Transistors: 607
- D. Fabrication Location: Oregon, USA and San Jose, CA
- E. Assembly Location: Malaysia and Thailand
- F. Date of Initial Production: June, 1996

#### **III.** Packaging Information

A. Package Type:	5 Lead SC70	5 Lead SOT23
B. Lead Frame:	Copper	Copper
C. Lead Finish:	Alloy 42	Solder Plate
D. Die Attach:	Non-Conductive	Silver-Filled Epoxy
E. Bondwire:	Gold (1 mil dia.)	Gold (1 mil dia)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-1601-0011 Buildsheet #05-1601-0010	
H. Flammability Rating:	Class UL94-V0	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:	Level 1	Level 1

#### **IV. Die Information**

- A. Dimensions: 42 x 36 mils
- B. Passivation:  $Si_3N_4/SiO_2$  (Silicon nitride/ Silicon dioxide)
- C. Interconnect: Aluminum/Si (Si = 1%)
- D. Backside Metallization: None
- E. Minimum Metal Width: 1.2 microns (as drawn)
- F. Minimum Metal Spacing: 1.2 microns (as drawn)
- G. Bondpad Dimensions: 5 mil. Sq.
- H. Isolation Dielectric: SiO<sub>2</sub>
- I. Die Separation Method: Wafer Saw

#### V. Quality Assurance Information

A. Quality Assurance Contacts:	Jim Pedicord (Reliability Lab Manager)
	Bryan Preeshl (Executive Director)
	Kenneth Huening (Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 100 ppm
- D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \frac{1}{\text{MTTF}} = \frac{1.83 \quad (\text{Chi} \text{ square value for MTTF upper limit})}{192 \text{ x } 4389 \text{ x } 160 \text{ x } 2}$   $\sum_{\text{Temperature Acceleration factor assuming an activation energy of } 0.8\text{eV}$ 

 $\lambda = 6.78 \text{ x } 10^{-9}$ 

 $\lambda = 6.78$  F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5033) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1L**).

#### B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

#### C. E.S.D. and Latch-Up Testing

The MS05-8 die type has been found to have all pins able to withstand a transient pulse of  $\pm 2000$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA and/or  $\pm 20$ V.

# Table 1

# Reliability Evaluation Test Results

# MAX824SExK

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION		SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test (N	ote 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		160	0
Moisture Testing	(Note 2)				
Pressure Pot	$Ta = 121^{\circ}C$ $P = 15 \text{ psi.}$	DC Parameters & functionality	SC70	120	0
	RH=100% Time = 96hrs.	·	SOT23	360	0
85/85	$Ta = 85^{\circ}C$ RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Stress	s (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots for the package.


Note 2: Generic process/package data.

### Attachment #1

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except $V_{PS1}$ <u>3/</u>	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins


## TABLE II. <u>Pin combination to be tested.</u> 1/2/

- <u>1/</u> Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground (e.g., where V<sub>PS1</sub> is V<sub>DD</sub>, V<sub>CC</sub>, V<sub>SS</sub>, V<sub>BB</sub>, GND, +V<sub>S</sub>, -V<sub>S</sub>, V<sub>REF</sub>, etc).
- 3.4 <u>Pin combinations to be tested.</u>
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and




the combination of all the other input and output pins shall be open.

Mil Std 883D Method 3015.7 Notice 8



DOCUMENT I.D. 06-5033



# Ø- BONDING AREA

# NDTE: CAVITY DOWN

PKG.CODE: U5-1		APPROVALS	DATE	MAXI	1/1
CAV./PAD SIZE	PKG.	Allian	810995	BUILDSHEET NUMBER	REV.:
64X45	DESIGN	EB	7/27/95	-05-1601-0010	A